Which of the transistors below are on? 9k 9k A B 5V 5V 1k 1k - PowerPoint PPT Presentation

Jan 23, 2024 •142 likes •319 views

Which of the transistors below are on? 9k 9k A B 5V 5V 1k 1k -5V D C 6V 2V 4V Submit your answer on menti.com with code 24 34 75 ENGR 40M, Lecture 10: From logic gates to computers Steven Bell 17 July 2016 Two levels of

Which of the transistors below are on? 9k Ω 9k Ω A B 5V 5V 1k Ω 1k Ω -5V D C 6V 2V 4V Submit your answer on menti.com with code 24 34 75
ENGR 40M, Lecture 10: From logic gates to computers Steven Bell 17 July 2016
Two levels of thinking about transistors Voltage/circuit level Transistor only "knows" voltages across its pins. An NMOS turns on when V GS > V th A PMOS turns on when V GS < -V th Logic-level Assume : NMOS source → Vdd, PMOS source → Gnd Assume : Inputs are HIGH (1, Vdd) or LOW (0, Gnd) Then: An NMOS turns on when input is high A PMOS turns on when input is low
Time taken on homework: <= 1 hour <= 2 hours <= 3 > 3 hours
By the end of today, you should be able to: Represent numbers using binary, with 2's complement for negative values Explain the various datatypes in Arduino, and predict over fl ow/under fl ow Take a keyboard apart (and fi gure out how it works).
Binary numbers
Convert the following decimal numbers to binary: 4, 19, 63, 256 Convert the following binary numbers to decimal: 10001, 10101, 00111, 11111111
over fl ow! 0000 1111 0001 0 15 1 1110 0010 2 14 0011 1101 3 13 binary integer 4 12 1100 0100 5 11 0101 1011 6 10 9 7 0110 8 1010 0111 1001 1000
To write a negative number in 2's complement: Write the positive number in binary Flip all the bits (1 → 0, 0 → 1) Add 1 (with all the appropriate carries) To convert negative 2's complement to decimal, Flip all the bits (1 → 0, 0 → 1) Add 1 (with all the appropriate carries) Write the number in decimal
unsigned over fl ow 0000 1111 0001 0 15 1 1110 0010 0 2 14 1 -1 2 -2 0011 1101 3 13 3 -3 binary unsigned 4 4 12 -4 1100 0100 signed 5 -5 5 11 6 -6 -7 -8 0101 1011 7 6 10 9 7 0110 8 1010 0111 signed over fl ow 1001 1000
Convert the following decimal numbers to binary, using 8-bit 2's complement: -1, -12, -128, 4 Convert the following 8-bit 2's complement binary numbers to decimal: 1000 _ 0011, 0000 _ 1011, 1111 _ 1100
If you have 8 bits: What is the largest signed number you can represent? Smallest (most negative) signed number?
Casting from one data type to another doesn't change the bits . unsigned char x = 253; char y = x; print(y); When you add more bits, the number shouldn't change ... char x = -1; int y = x; print(y);
Building an adder
xkcd.com/571
Breaking break: Keyboards!

Recommend

MTLE-6120: Advanced Electronic Properties of Materials Semiconductor transistors for logic and

1 MTLE-6120: Advanced Electronic Properties of Materials Semiconductor transistors for logic and memory Contents: Aside: vacuum tubes Bipolar junction transistors (BJT) Junction field effect transistors (JFET) Metal oxide

878 views • 25 slides

Last week Processor (CPU) made of millions of transistors Integrated circuits allow small

10/19/2009 Last week Processor (CPU) made of millions of transistors Integrated circuits allow small powerful CPUs Control Unit, ALU, Registers, Bus, Cache Co- and multi-core processors Moores law: transistors on chip

471 views • 15 slides

Transistors Lecture 5 CS 350 S18 - Hale 1 CMOS transistors CS 350 S18 - Hale 2 CS 350 S18 -

Transistors Lecture 5 CS 350 S18 - Hale 1 CMOS transistors CS 350 S18 - Hale 2 CS 350 S18 - Hale 3 Crystalline silicon lattice CS 350 S18 - Hale 4 Group III (wants CS 350 S18 - Hale 5 CS 350 S18 - Hale 6 Group V (wants CS 350 S18 -

357 views • 19 slides

Formation of Structural Defects in AlGaN/GaN High Electron Mobility Transistors under Electrical

Formation of Structural Defects in AlGaN/GaN High Electron Mobility Transistors under Electrical Stress Transistors under Electrical Stress Prashanth Makaram 1 , Jungwoo Joh 2 , Carl V. Thompson 1 Jess A. del Alamo 2 and Tomas Palacios 2 1

441 views • 15 slides

UMBC A B M A L T F O U M B C I M Y O R T 1 (9/27/04) I E S R C E O V U

Advanced VLSI Design CMOS Processing Technology II CMPE 640 CMOS Processing Technology Isolation of transistors, i.e., their source and drains, from other transistors is needed to reduce electrical interactions between them. For technologies

512 views • 15 slides

Lieven Vandersypen Spin Qubit From transistors to quantum dots 1947 First transistor 1954 First

Lieven Vandersypen Spin Qubit From transistors to quantum dots 1947 First transistor 1954 First transistor radios From transistors to quantum dots 1958 First integrated circuit 1989 Intel 486 processor Low temperature operation Single

714 views • 15 slides

02/06/2015 8.1 Introduction to the BJT Chapter 8 Bipolar Junction Transistors NPN BJT: B E

02/06/2015 8.1 Introduction to the BJT Chapter 8 Bipolar Junction Transistors NPN BJT: B E C N + P N Since 1970, the high density and low-power advantage of Emitter Base Collector the MOS technology steadily eroded the BJTs

553 views • 5 slides

Charge transport in disordered organic field-effect transistors Eduard Meijer Charge transport

Charge transport in disordered organic field-effect transistors Eduard Meijer Charge transport in disordered organic field-effect transistors PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Technische Universiteit Delft, op gezag

1.62k views • 144 slides

Towards Sub-10 nm Diameter III-V VNW Transistors Wenjie Lu, Xin Zhao, Jess A. del Alamo

Towards Sub-10 nm Diameter III-V VNW Transistors Wenjie Lu, Xin Zhao, Jess A. del Alamo Massachusetts Institute of Technology wenjie@mit.edu Task/Theme: 2655.001 Contents Motivation Digital etch in III-Vs III-As (InGaAs)

385 views • 19 slides

Ferroelectric Field Effect Ferroelectric Field Effect Transistors Transistors Reza M. Rad Rad

Ferroelectric Field Effect Ferroelectric Field Effect Transistors Transistors Reza M. Rad Rad Reza M. UMBC UMBC Based on pages 387- -403 of 403 of Nanoelectronics Nanoelectronics and and Based on pages 387 Information

246 views • 24 slides

I I I -V High-Electron Mobility Transistors on the path to THz operation J. A. del Alamo 1 and

I I I -V High-Electron Mobility Transistors on the path to THz operation J. A. del Alamo 1 and D.-H. Kim 2 1 Microsystems Technology Laboratories, MIT 2 Previously with Teledyne Scientific, now with Global Foundries I nternational Conference on

298 views • 29 slides

Lecture 33: Concurrency Moores law (Transistors per chip doubles every N years), where

Lecture 33: Concurrency Moores law (Transistors per chip doubles every N years), where N is roughly 2 (about 1 , 000 , 000 increase since 1971). Has also applied to processor speeds (with a different exponent). But predicted

694 views • 23 slides

Gate-All-Around Si Nanowire Transistors (SNWTs) for Extreme Scaling: Fabrication,

Gate-All-Around Si Nanowire Transistors (SNWTs) for Extreme Scaling: Fabrication, Characterization and Analysis Ru Huang Peking University (PKU) Beijing 100871, China 1 Outline Introduction Fabrication and integration Recent

703 views • 54 slides

EDA Challenges Technology allows for 100M transistors on a chip Good but point EDA

Policy-Based RTL Design Bhanu Kapoor and Bernard Murphy Atrenta Inc. Atrenta Inc | Page 1 EDA Challenges Technology allows for 100M transistors on a chip Good but point EDA solutions exit Time consuming due to complexity of designs

499 views • 10 slides

III-V Channel Transistors Jess A. del Alamo Professor Microsystems Technology Laboratories

III-V Channel Transistors Jess A. del Alamo Professor Microsystems Technology Laboratories MIT Acknowledgements: Students and collaborators: D. Antoniadis, J. Lin, W. Lu, A. Vardi, X. Zhao Sponsors: Applied Materials, DTRA, KIST,

962 views • 51 slides

Molecular Quantum-dot Cellular Automata (QCA): Beyond Transistors Craig S. Lent University of

Molecular Quantum-dot Cellular Automata (QCA): Beyond Transistors Craig S. Lent University of Notre Dame ND Collaborators : Greg Snider, Peter Kogge, Mike Niemier, Marya Lieberman, Thomas Fehlner, Alex Kandel, Alexei Orlov, Mo Liu,Yuhui Lu

911 views • 55 slides

Lecture 33: Concurrency Example of Parallelism: Sorting Moores law (Transistors per chip

Lecture 33: Concurrency Example of Parallelism: Sorting Moores law (Transistors per chip doubles every N years), where Sorting a list presents obvious opportunities for parallelization. N is roughly 2 (about 1 , 000 , 000

589 views • 4 slides

Atomic level material processing and characterization for nanoscale CMOS transistors Toshihiko

JST - DFG Joint Workshop January 21, 2009 Atomic level material processing and characterization for nanoscale CMOS transistors Toshihiko Kanayama Nanodevice Innovation Research Center, AIST, Japan MIRAI project 1 New Materials and Structures

264 views • 24 slides

Plasmonic Noise of Field-Effect Transistors Operating at Terahertz Frequencies C. Palermo, A.

Plasmonic Noise of Field-Effect Transistors Operating at Terahertz Frequencies C. Palermo, A. Mahi, H. Marinchio, L. Varani University of Montpellier, France P. Shiktorov, E. Starikov, V. Gruzhinskis Semiconductor Physics Institute, Vilnius,

200 views • 16 slides

High temperature operation of SiC transistors ATW on Thermal Management, Los Gatos Cyril B UTTAY 1

High temperature operation of SiC transistors ATW on Thermal Management, Los Gatos Cyril B UTTAY 1 , Marwan A LI 2 , Oriol A VINO 1 , 2 , Herv M OREL 1 , Bruno A LLARD 1 1 Laboratoire Ampre, Lyon, France 2 Labinal Power Systems, SAFRAN Group,

991 views • 77 slides

Low Frequency Noise in Advanced MOS Transistors Chia Yu Chen Department of Electrical

Low Frequency Noise in Advanced MOS Transistors Chia Yu Chen Department of Electrical Engineering Stanford University UC Berkeley EE298 12 Solid State Technology and Device Seminar 2010 11 19 Motivation Low Frequency Noise becomes

1.24k views • 110 slides

Introduction / Review Moore's Law Number of transistors double every two years This trend has

Introduction / Review Moore's Law Number of transistors double every two years This trend has slowed a bit, closer to doubling every 2.5 years First computer Memory: 1 MB CPU: 2.4 Mhz CPU trends Do you remember how fast the CPU was on

707 views • 55 slides

Last Week Logic gates are built out of transistors There are many different logic gates

10/26/2009 Last Week Logic gates are built out of transistors There are many different logic gates NAND is functionally complete Digital circuits process data using gates Half and full adder 1 10/26/2009 This week

762 views • 37 slides

Outline A Brief History CMOS Gate Design Pass Transistors CMOS Latches &

Introduction to CMOS VLSI Design Lecture 1: Circuits & Layout David Harris Harvey Mudd College Spring 2004 Outline A Brief History CMOS Gate Design Pass Transistors CMOS Latches & Flip-Flops Standard Cell Layouts

439 views • 23 slides