introduction to digital vlsi design vlsi
play

Introduction to Digital VLSI Design - PowerPoint PPT Presentation

Apr 03, 2024 •334 likes •540 views

Introduction to Digital VLSI Design VLSI Extraction Lecturer: Gil Rahav Semester B , EE Dept. BGU. Freescale Semiconductors Israel Introduction to Digital VLSI Slide 1

  1. Introduction to Digital VLSI Design �יתר�פס� � ��ו�נכ�ת�ל�אובמ VLSI Extraction Lecturer: Gil Rahav Semester B’ , EE Dept. BGU. Freescale Semiconductors Israel Introduction to Digital VLSI Slide 1

  2. Extraction • Extraction is a process of creating electrical representation (R&C) for layout interconnect Resistance & Capacitance • Extraction could be done in two ways: 1. transistor level extraction 2. cell level extraction Introduction to Digital VLSI Slide 2

  3. Delay calculation Total delay = device delay + interconnect delay + slew rate Introduction to Digital VLSI Slide 3

  4. Basic concepts Capacitance • Area (overlap) • Fringe (edge) • Nearbody (coupling) Introduction to Digital VLSI Slide 4

  5. Parasitic Extraction What is parasitic capacitance? • Electrical side effect depends on the shape of the signal and its neighborhood. • Parasitic capacitance occurs both between geometries on a single layer and between geometries on different layers. Introduction to Digital VLSI Slide 5

  6. What is parasitic resistance? • Electrical side effect depend on the shape of the signal and resistivity of the interconnect layer Introduction to Digital VLSI Slide 6

  7. Grounding coupling capacitors 20 pF 20 pF 20 pF RC representation: 1. C (lumped C) 2. RC (distributed RC) 3. RCC (distributed RC + coupling) Introduction to Digital VLSI Slide 7

  8. Layout formats • GDSII (stream) raw geometrical shapes • LEF / DEF geometric shapes + netlist Introduction to Digital VLSI Slide 8

  9. GDSII format • Raw geometric shapes (polygons, paths) at diffrenet layers • Texts (net names, pin names) at different layers • Cell instances Available: • Always Connectivity: • Requires connectivity analysis and LVS Introduction to Digital VLSI Slide 9

  10. LEF (abstract) • Cell boundary • Cell pins with names and locations • Obstructions (used routing area) Introduction to Digital VLSI Slide 10

  11. DEF • Represents one level of layout • Netlist, pins locations, cells placement, routing annotated per net • Connectivity • All the information embedded inside the LEF/DEF; no need for special processing � Available from automatic P&R tools Introduction to Digital VLSI Slide 11

  12. RC Formats • DSPF (= SPF) – most often used • SPEF • SPICE • SBPF (for PrimeTime only) Introduction to Digital VLSI Slide 12

  13. DSPF • resistance and line capacitance of each segment in a net in a SPICE format Non SPICE statements: • *|NET NetName NetCap • *|I (InstancePinName InstanceName PinName PinType PinCap X Y) • *|P (PinName PinType PinCap X Y) • *|S (SubNodeName X Y) Introduction to Digital VLSI Slide 13

  14. Net name and *|NET cpm_ips_rdata[2] 0.129244PF total capacitance Port node *|P (cpm_ips_rdata[2] O 0 834.39 -0.27) *|I (sba_env:cpm_ips_rdata[2] sba_env cpm_ips_rdata[2] B 0 317.67 90) Net nodes Instance pin *|I (sbs_env/sbs_top:sbs_ips_rdata[2] *+ sbs_env/sbs_top sbs_ips_rdata[2] B 0 156.51 90) *|S (cpm_ips_rdata[2]:9) Subnode Cg1540 sba_env:cpm_ips_rdata[2] 0 1.16035e-14 Cg1541 cpm_ips_rdata[2] 0 5.46695e-14 Capacitors Cg1542 cpm_ips_rdata[2]:9 0 1.1831e-14 Cg1543 sbs_env/sbs_top:sbs_ips_rdata[2] 0 5.114e-14 R1189 cpm_ips_rdata[2]:9 sbs_env/sbs_top:sbs_ips_rdata[2] 30.2 Resistors R1190 sba_env:cpm_ips_rdata[2] cpm_ips_rdata[2]:9 11.34 R1191 cpm_ips_rdata[2] cpm_ips_rdata[2]:9 25.8727 sba_env:cpm_ips_rdata[2] cpm_ips_rdata[2] sbs_env/sbs_top:sbs_ips_rdata[2] Introduction to Digital VLSI Slide 14

  15. Extraction tools • xCalibre (GDSII) • Calibre2Star (GDSII) • StarXT (LEF / DEF) Introduction to Digital VLSI Slide 15

  16. Target tools • Timing Analysis tools (Cell and Trasistor Level) • Noise • Power grid • Circuit Verification Tools Introduction to Digital VLSI Slide 16

  17. The Flows – Cell Level • Transistor level extraction on GDSII • LVS required • Usually extract capacitance only • Used for characterization, or in transistor level analysis tool with cell level block extraction Introduction to Digital VLSI Slide 17

  18. The Flows – Block Level Transistor Cell level level Transistor Transistor level level Introduction to Digital VLSI Slide 18

  19. Chip level • extraction on LEF/DEF down to block boundaries • no LVS required • extract RC • extraction tool - StarXt • analysis tool - PrimeTime • backannotation - no need • reduction - done on-the-fly • need to define context to model inside blocks routing if obstructions do not exist Introduction to Digital VLSI Slide 19

Recommend

CS/EE 6710 Digital VLSI Design CS/EE 6710 Digital VLSI Design 1 CS/EE 6710 Digital VLSI

CS/EE 6710 Digital VLSI Design CS/EE 6710 Digital VLSI Design 1 CS/EE 6710 Digital VLSI

CS/EE 6710 Digital VLSI Design CS/EE 6710 Digital VLSI Design 1 CS/EE 6710 Digital VLSI Design T Th 12:25-1:45, LCB 219 Instructor: Prof. Erik Brunvand MEB 3142 Office hours: After class, or by appointment TA: Vamshi

1.1k views • 51 slides
Introduction to Digital VLSI Design VLSI Verilog

Introduction to Digital VLSI Design VLSI Verilog

Introduction to Digital VLSI Design VLSI Verilog Basic Concepts Lecturer: Gil Rahav Semester B , EE Dept. BGU. Freescale Semiconductors Israel 1 09/03/07 Objectives Lexical conventions

1.79k views • 65 slides
Introduction to Digital VLSI Design VLSI Verilog

Introduction to Digital VLSI Design VLSI Verilog

Introduction to Digital VLSI Design VLSI Verilog Hierarchical Modeling Concept Lecturer: Gil Rahav Semester B , EE Dept. BGU. Freescale Semiconductors Israel 09/03/07 1 Objectives

803 views • 19 slides
Introduction to Digital VLSI Design VLSI Verilog

Introduction to Digital VLSI Design VLSI Verilog

Introduction to Digital VLSI Design VLSI Verilog Logic Synthesis with Verilog HDL Lecturer: Gil Rahav Semester B , EE Dept. BGU. Freescale Semiconductors Israel 09/03/07 1 Objectives

970 views • 55 slides
CS/ECE 5710/6710 Digital VLSI Design CS/ECE 5710/6710 Digital VLSI Design 1 CS/EE 5710/6710

CS/ECE 5710/6710 Digital VLSI Design CS/ECE 5710/6710 Digital VLSI Design 1 CS/EE 5710/6710

CS/ECE 5710/6710 Digital VLSI Design CS/ECE 5710/6710 Digital VLSI Design 1 CS/EE 5710/6710 Digital VLSI Design T Th 5:15-6:35, WEB 2230 Instructor: Prof. Erik Brunvand MEB 3142 Office hours: After class, or by

780 views • 39 slides
ECE 3060 VLSI and Advanced Digital Design Lecture 1 Introduction You will need: Text:

ECE 3060 VLSI and Advanced Digital Design Lecture 1 Introduction You will need: Text:

ECE 3060 VLSI and Advanced Digital Design Lecture 1 Introduction You will need: Text: Modern VLSI Design Wolf Text: Logical Effort Sutherland et. al. Reference: Your previous digital design text Colored pencils red

479 views • 19 slides
VLSI Design Styles Basic Concepts in VLSI Physical Design Automation VLSI Design Cycle

VLSI Design Styles Basic Concepts in VLSI Physical Design Automation VLSI Design Cycle

VLSI Design Styles Basic Concepts in VLSI Physical Design Automation VLSI Design Cycle Large number of devices System Optimization requirements Specifications for high performance Time-to-market competition Cost Manual

789 views • 57 slides
VLSI Design Styles Basic Concepts in VLSI Physical Design Automation 1 VLSI Design Cycle

VLSI Design Styles Basic Concepts in VLSI Physical Design Automation 1 VLSI Design Cycle

VLSI Design Styles Basic Concepts in VLSI Physical Design Automation 1 VLSI Design Cycle Large number of devices System Optimization requirements Specifications for high performance Time-to-market competition Cost

559 views • 29 slides
VLSI Sketchbook w Everyone should try a sketchbook! n It should be at least 5x8 n It

VLSI Sketchbook w Everyone should try a sketchbook! n It should be at least 5x8 n It

CS/ECE 5710/6710 Digital VLSI Design VLSI Sketchbooks VLSI Sketchbook w Everyone should try a sketchbook! n It should be at least 5x8 n It should be plain, unlined paper n Ideally it should be nice drawing/sketching paper

498 views • 13 slides
CS/EE 6710 CS/EE 6710 Digital VLSI Design Web Page - all sorts of information! T Th

CS/EE 6710 CS/EE 6710 Digital VLSI Design Web Page - all sorts of information! T Th

CS/EE 6710 CS/EE 6710 Digital VLSI Design Digital VLSI Design CS/EE 6710 CS/EE 6710 Digital VLSI Design Web Page - all sorts of information! T Th 12:25-1:45, LCB 219 http://www.cs.utah.edu/classes/cs6710 Instructor: Prof.

518 views • 17 slides
UMBC A B M A L T F O U M B C I M Y O R T 1 (9/9/04) I E S R C E O V U

UMBC A B M A L T F O U M B C I M Y O R T 1 (9/9/04) I E S R C E O V U

Advanced VLSI Design Introduction CMPE 640 Advanced VLSI Design Instructor: Professor Jim Plusquellic Text: Digital Integrated Circuits: A Design Perspective, by Jan M. Rabaey, Prentice Hall (1996). Further Info:

406 views • 16 slides
UMBC A B M A L F T U M B C I O M Y O T R 1 (November 26, 2000 11:15 pm) I E

UMBC A B M A L F T U M B C I O M Y O T R 1 (November 26, 2000 11:15 pm) I E

Principles of VLSI Design Introduction CMPE 413/CMSC 711 Principles of VLSI Design Instructor: Professor Jim Plusquellic Text: Principles of CMOS VLSI Design: A Systems Perspective, by Neil H.E. Weste and Kamran Eshraghian. Supplementary

752 views • 21 slides
Logic Synthesis Page 1 Introduction to Digital VLSI Logic Synthesis Course Outline Design

Logic Synthesis Page 1 Introduction to Digital VLSI Logic Synthesis Course Outline Design

Introduction to Digital VLSI Logic Synthesis Logic Synthesis Page 1 Introduction to Digital VLSI Logic Synthesis Course Outline Design Compiler Overview Some Words about Physical Compiler Coding Styles Partitioning

986 views • 56 slides
UMBC A B M A L T F O U M B C I M Y O R T 1 (9/7/04) I E S R C E O V U

UMBC A B M A L T F O U M B C I M Y O R T 1 (9/7/04) I E S R C E O V U

VLSI Design Verification and Test Introduction CMPE 646 VLSI Design Verification and Test Instructor: Professor Jim Plusquellic Text: Michael L. Bushnell and Vishwani D. Agrawal, Essentials of Electronic Test- ing, for Digital, Memory and

176 views • 15 slides
VLSI Digital Signal Processing Systems Keshab K. Parhi VLSI Digital Signal Processing Systems

VLSI Digital Signal Processing Systems Keshab K. Parhi VLSI Digital Signal Processing Systems

VLSI Digital Signal Processing Systems Keshab K. Parhi VLSI Digital Signal Processing Systems Textbook: K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, John Wiley, 1999 Buy Textbook:

1.26k views • 25 slides
CMPE 646: VLSI Design Verification and Test Course: CMPE 646: VLSI Design Verification and Test,

CMPE 646: VLSI Design Verification and Test Course: CMPE 646: VLSI Design Verification and Test,

CMPE 646: VLSI Design Verification and Test Course: CMPE 646: VLSI Design Verification and Test, Fall 2006. 3 credits. Course Instructor: Dr. Jim Plusquellic, Professor of Computer Science & Electrical Engineering Office: ECS 212,

760 views • 3 slides
VLSI VLSI - Digital Signal Processing Digital Signal Processing - - - Hsie-Chia

VLSI VLSI - Digital Signal Processing Digital Signal Processing - - - Hsie-Chia

VLSI VLSI - Digital Signal Processing Digital Signal Processing - - - Hsie-Chia Chang E-mail : hcchang@mail.nctu.edu.tw Fall 2006 Course I nformation Course I nformation Mission This course will cover the most important

305 views • 8 slides
Objectives VLSI technology trend Design challenges Custom and semi-custom VLSI

Objectives VLSI technology trend Design challenges Custom and semi-custom VLSI

Objectives VLSI technology trend Design challenges Custom and semi-custom VLSI System-on-a-Chip and IPs Design domain and perspective Design tasks Design flow One of the most important indicators in measuring the

855 views • 57 slides
ECE 3060 VLSI and Advanced Digital Design Lecture 2 MOS Transistor The pn Junction

ECE 3060 VLSI and Advanced Digital Design Lecture 2 MOS Transistor The pn Junction

ECE 3060 VLSI and Advanced Digital Design Lecture 2 MOS Transistor The pn Junction Majority carriers diffuse from n to p and from p to n, leaving trapped impurity (donor) ions behind Width of depletion region is inversely proportional

621 views • 17 slides
403 A typical photolithograpy cycle is shown on the slide. The design of a chip would start with

403 A typical photolithograpy cycle is shown on the slide. The design of a chip would start with

Photolithography is an important process for VLSI manufacturing. As we had seen during in the introduction to the course, the key to success of VLSI technology is its ability to reduce device dimensions with a resultant increase in the

442 views • 14 slides
RTL Implementation 32 A 48 Y Introduction to Structured VLSI Design Y=A*B+C Recap on

RTL Implementation 32 A 48 Y Introduction to Structured VLSI Design Y=A*B+C Recap on

RTL Implementation 32 A 48 Y Introduction to Structured VLSI Design Y=A*B+C Recap on Processes, Signals, and Variables C B The content of the cloud is misty: we We have complete control (active chioice) Joachim Rodrigues can

551 views • 6 slides
RFIC Design for Wireless Communications RFIC Design for Wireless Communications VLSI Design &

RFIC Design for Wireless Communications RFIC Design for Wireless Communications VLSI Design &

RFIC Design for Wireless Communications RFIC Design for Wireless Communications VLSI Design & Test Seminar, April 19, 2006 Foster Dai 1. An An MIMO Multimode WLAN RFIC 1. 2. A Direct Digital Synthesizer IC Direct Digital

583 views • 22 slides
ECE 3060 VLSI and Advanced Digital Design Lecture 19 Testing Test Cost A large percentage

ECE 3060 VLSI and Advanced Digital Design Lecture 19 Testing Test Cost A large percentage

ECE 3060 VLSI and Advanced Digital Design Lecture 19 Testing Test Cost A large percentage (5-40%) of the manufacturing cost of a VLSI chip is due to test Cost is larger for larger circuits more functionality in a

425 views • 19 slides
ECE 3060 VLSI and Advanced Digital Design Lecture 13 Datapath1: ALUs and Adders Datapath

ECE 3060 VLSI and Advanced Digital Design Lecture 13 Datapath1: ALUs and Adders Datapath

ECE 3060 VLSI and Advanced Digital Design Lecture 13 Datapath1: ALUs and Adders Datapath Floorplan Busses run through cells Pitch is matched Vdd and Gnd are run horizontally Current draw on Vdd and Gnd is spread in time to

283 views • 15 slides

More recommend