FFS@le.ac.uk M OTIVATION Developing a SRAM FPGA based Flash File - PowerPoint PPT Presentation

Nov 13, 2023 •446 likes •575 views

SEU P ROTECTION FOR H IGH - R ELIABILITY F LASH F ILE S YSTEMS Neil Perrins and Alistair A. McEwan FFS@le.ac.uk M OTIVATION Developing a SRAM FPGA based Flash File System. Intended for use in high reliability, high performance large

SEU P ROTECTION FOR H IGH - R ELIABILITY F LASH F ILE S YSTEMS Neil Perrins and Alistair A. McEwan ∀ FFS@le.ac.uk
M OTIVATION  Developing a SRAM FPGA based Flash File System.  Intended for use in high reliability, high performance large data storage applications.  We intend to improve the reliability of the Flash File System for use in high radiation environments such as space.
S INGLE E VENT U PSETS  What is a Single Event Upset (SEU)?  Soft errors.  Affects memory elements.  Where do they occur?  High radiation environments including space.  Smaller silicon features mean they can occur nearly everywhere.  What are the effects of SEU in relation to an SRAM based FPGA?
S INGLE E VENT U PSETS 01010101010101 Radiation Originally this data 01010101010101 element contains 01010101010101 0x55555555555555. 01010101010101 01010101010101 After one SEU this data 01010101000101 element contains 01010101010101 0x55555455555555. 01010101010101 01000101010101 After a while this data 01010101100101 element contains 01000101010101 0x55555454554515. 00010100010101
E FFECTS OF SEU S ON FGPA Configuration bits of an FPGA are stored in SRAM. These bits can be effected by SEU. Pictures from “Software Fault-Tolerant Techniques for Softcore Processors in Commercial SRAM-Based FPGAs” Nathaniel H. Rollins and Michael J. Writhlin
P ROCESSES IN THE F LASH F ILE S YSTEM Consumer Process Consumer
S IMULATOR  Fault Injection on the bit stream.  Partial Reconfiguration to simulate the SEUs.
P ARTIAL R ECONFIGURATION  Reconfiguration is when the device is configured after start up.  Partial Reconfiguration is when a part of a device is reconfigured and dynamic partial reconfiguration is when only part of a device is reconfigured while the rest of the device is still running its circuit.
S TRESS T EST THE F LASH F ILE S YSTEM  Going to use our test bench to test the Flash File System for susceptibility to SEU.  This should reveal parts of the Flash File System that require SEU Mitigation and give ideas for which parts need verification.
R ADIATION E FFECTS ON E LECTRONICS  Single Event Effects  Single Event Gate Rupture  Single Event Latch Up  Single Event Functional Interrupt  Single Event Transient  Single Event Upset
S UMMARY  Making a fault injection based test bench to simulate SEUs.  Using a fault injection test bench to stress test our flash file system.  This should help us find the areas we need to apply SEU mitigation.

Recommend

Single Event Effects in SRAM based FPGA for space applications Analysis and Mitigation

Single Event Effects in SRAM based FPGA for space applications Analysis and Mitigation Diagnostic Services in Network-on-Chips (DSNOC09) Roland Weigand David Merodio Codinachs European Space Agency Microelectronics Section

572 views • 30 slides

Processor + SRAM By: Jakub Hladik, Tim Lindquist The SRAM SRAM REQUIREMENTS: 256x8bit

Processor + SRAM By: Jakub Hladik, Tim Lindquist The SRAM SRAM REQUIREMENTS: 256x8bit 6T process Read/Write capability Data line precharging 1MHz CLK VSS not_BL BL VSS The 6T Cell VDD 6T=6

531 views • 19 slides

FPGA language ( HDL ). Overview 3 4 Component-Based Software Design LMES Component-Based

11/05/2016 Agenda The topics that will be addressed are: Overview on basic characteristics of the FPGA; Scheduling tasks on Reconfigurable FPGA reconfiguration capabilities; FPGA architectures Timing analysis for reconfigurable

299 views • 10 slides

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA?

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA? Field-programmable gate array (FPGA) are integrated circuits designed to be con fi gured after manufacturing for implementing arbitrary logic

429 views • 15 slides

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background and Previous work Transmit and Receive PCIe TLPs DUMP memory FPGA Design Attack vulnerable vanilla Linux system Attack vulnerable UEFI Windows

359 views • 19 slides

C ONTENT-ADDRESSABLE MEMORY (CAM) is a thus, slow updates retarded the lookup performance in

IEEE EMBEDDED SYSTEMS LETTERS, VOL. 10, NO. 3, SEPTEMBER 2018 73 Fast Content Updating Algorithm for an SRAM-Based TCAM on FPGA Farkhanda Syed , Zahid Ullah, and Manish K. Jaiswal used to emulate TCAMs function. Todays FPGAs have high

511 views • 4 slides

Hardware Design with VHDL Design Example: SRAM ECE 443 External SRAM A common type of system

Hardware Design with VHDL Design Example: SRAM ECE 443 External SRAM A common type of system RAM is asynchronous static RAM (SRAM). Access is more complicated than internal memory -- here data, address and control signals must be asserted in a

285 views • 27 slides

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical Model Checking Masahiro Fujita VLSI Design and Education Center (VDEC) University of Tokyo 1 2 Outline What Tsunami simulation means in

1.25k views • 44 slides

DMA implementations for FPGA- based data acquisition systems Presenter: Wojciech M. Zabootny

DMA implementations for FPGA- based data acquisition systems Presenter: Wojciech M. Zabootny Institute of Electronic Systems Warsaw University of Technology XL-th IEEE-SPIE Joint Symposium Wilga 2017 1/23 FPGA in DAQ FPGA chips are a

656 views • 23 slides

COMP 590-154: Computer Architecture Memory / DRAM SRAM vs. DRAM SRAM = Static RAM As

COMP 590-154: Computer Architecture Memory / DRAM SRAM vs. DRAM SRAM = Static RAM As long as power is present, data is retained DRAM = Dynamic RAM If you dont do anything, you lose the data SRAM: 6T per bit built with

1.41k views • 38 slides

Adaptive FPGA-based Database Accelerators Achievements, Possibilities, and Challenges Daniel

Adaptive FPGA-based Database Accelerators Achievements, Possibilities, and Challenges Daniel Ziener and Jrgen Teich Database Acceleration Overview Idea: Translate each SQL query into an FPGA-based accelerator circuit through run-time

260 views • 10 slides

FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

2/21/2012 Content FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers Distributed RAM History FPGA vs ASIC FPGA and Microprocessors Alternatives to FPGAs ETI135, Advanced Digital IC Design

123 views • 10 slides

Background Allen Tanner built an SRAM/ROM generator program back in 2004 the ROM seems to

memCellsF09 Single- and Double-port SRAM building blocks Background Allen Tanner built an SRAM/ROM generator program back in 2004 the ROM seems to work fine there are fabricated examples that work the SRAM isnt as good

397 views • 17 slides

Background w Allen Tanner built an SRAM/ROM generator program back in 2004 n the ROM seems

memCellsF09 Single- and Double-port SRAM building blocks Background w Allen Tanner built an SRAM/ROM generator program back in 2004 n the ROM seems to work fine there are fabricated examples that work n the SRAM isnt as good

312 views • 19 slides

A Data Remanence based Approach to Generate 100% Stable Keys from an SRAM Physical Unclonable

A Data Remanence based Approach to Generate 100% Stable Keys from an SRAM Physical Unclonable Function Muqing Liu, Chen Zhou, Qianying Tang, Keshab K. Parhi and Chris H. Kim University of Minnesota, Twin Cities liux3300@umn.edu International

494 views • 28 slides

Beyond TCAMs: An SRAM-based Parallel Multi-Pipeline Architecture for Terabit IP Lookup Weirong

Beyond TCAMs: An SRAM-based Parallel Multi-Pipeline Architecture for Terabit IP Lookup Weirong Jiang, Qingbo Wang and Viktor K. Prasanna Ming Hsieh Department of Electrical Engineering University of Southern California Los Angeles, CA 90089,

122 views • 9 slides

WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs

WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs Generic logic cells + Programmable switches Why do we use it? High performance & Flexible Shorter time to market Joachim Rodrigues

310 views • 8 slides

Stress-Aware Routing to Mitigate Aging Effects in SRAM-based FPGAs International

Stress-Aware Routing to Mitigate Aging Effects in SRAM-based FPGAs International Conference on Field- Programmable Logic and Applications Lausanne, Switzerland, Aug. 29 th Sep. 2 nd , 2016 Behnam Khaleghi , Behzad Omidi

539 views • 23 slides

Intelligent FPGA-based Data Acquisition System Igor Konorov Institute for Hadronic Structure and

Intelligent FPGA-based Data Acquisition System Igor Konorov Institute for Hadronic Structure and Fundamental Symmetries (E18) TUM Department of Physics Technical University of Munich Advanced Workshop on FPGA based System-on-Chip for

779 views • 58 slides

Further Experiences Teaching an FPGA-based Embedded Systems Class Stephen A. Edwards Columbia

Further Experiences Teaching an FPGA-based Embedded Systems Class Stephen A. Edwards Columbia University WESE, Torino, Italy, October 4, 2018 What is an FPGA? A Field Programmble Gate Array: A configurable circuit; not a stored-program

521 views • 14 slides

Interconnection Arch for RISC-V based SoC FPGA Vince Zhou, Qingrui Zhou, Haili Wang

Interconnection Arch for RISC-V based SoC FPGA Vince Zhou, Qingrui Zhou, Haili Wang @Hercules-Micro Overview Hercules-Micro is leading FPGA architecture and chip innovator, based in Beijing, China This slide show our early research on

426 views • 17 slides

200 MS/s ADC implemented in a FPGA employing TDCs Harald Homulle | Francesco Regazzoni | Edoardo

200 MS/s ADC implemented in a FPGA employing TDCs Harald Homulle | Francesco Regazzoni | Edoardo Charbon 15 April 2015 1 ATDC Contents Developing FPGA ADCs Introduction System Architecture Results Conclusion 2 ATDC 1.

506 views • 25 slides

From Simulink to NoC-based MPSoC on FPGA Simulink front-end for the NoC System Generator (NSG)

From Simulink to NoC-based MPSoC on FPGA Simulink front-end for the NoC System Generator (NSG) Francesco Robino KTH Royal Institute of Technology ICES seminar F. Robino (KTH) From Simulink to MPSoC on FPGA 20-05-2014 1 / 17 Overview of the

510 views • 17 slides

Background memCellsF09 Allen Tanner built an SRAM/ROM generator program back in 2004 Single-

Background memCellsF09 Allen Tanner built an SRAM/ROM generator program back in 2004 Single- and Double-port SRAM the ROM seems to work fine there are building blocks fabricated examples that work the SRAM isnt as good

301 views • 6 slides