vm vm vm vm vm vm vm vm vm vm vm vm how to interconnect
play

? VM VM VM VM VM VM VM VM VM VM VM VM How to - PowerPoint PPT Presentation

Jul 07, 2023 •124 likes •203 views

Neutron-Neutron interconnections Thomas Morin ? VM VM VM VM VM VM VM VM VM VM VM VM How to interconnect two OpenStack deployments ? ( two or more OpenStack ? two regions ?) Between datacenters or between NFV POPs, you may

  1. Neutron-Neutron interconnections Thomas Morin ? VM VM VM VM VM VM

  2. VM VM VM VM VM VM How to interconnect two OpenStack deployments ? ( …… two or more OpenStack ? two regions ?) Between datacenters or between NFV POPs, you may want network interconnections with the following properties: on demand on demand + + ? private addressing private addressing & isolation & isolation + + avoid the overhead of avoid the overhead of packet encryption … between NFV PoPs packet encryption 2 and/or datacenters…

  3. Doing this with ? an orchestrator ? not always possible... not always wanted... ? ? contexts where there isn't a  single organization involved need to expose an API to the  projects ? extra complexity  VM VM VM VM VM VM … between NFV PoPs 3 and/or datacenters…

  4. Let's extend “User facing” API : let a project defne that a local Neutron's API ! Router is linked to a Router on another Openstack => defne the link symmetrically on both sides (  ,  ) “Neutron-Neutron” API:   ● check if the reverse link is defned on the other side  bis: not yet  ●  bis: OK !  ● ● expose/retrieve the technical details on how to do realize connectivity (  ) parameters vary depending ●  bis on the technique to use  Neutron Neutron At the end of the exchange...  bis   Each side has the necessary information and can setup the   interconnection (  ) 4 VM VM VM VM VM VM

  5. Multitenancy & need for network isolation imply that we address trust questions  Trusting that the interconnection preserves isolation Goal:  no interconnection setup unless explictly asked by each project/tenant  How ?  Interconnect if and only if both sides agree (symmetric link check)  Each OpenStack instance has to trust the packets from the other OpenStack instances  This proposal is for organizations/entities trusting each other,  and trusting the network used to carry interconnections  Authenticating Neutron-Neutron API exchanges Each Neutron component on each side needs credentials to talk to the other side  Not to act as the project/tenant  Not to act as admin  Only need creds for a specifc role with read-only access to interconnection info  Keystone federation is not strictly needed for functionality, but will be in practice  necessary to avoid too much confguration overhead 5

  6. Multiple interconnection techniques are possible... Example with BGP VPNs Requirements for a ● technique to be applicable How ? ● each side provides the routing identifer which the other Provide isolated network – – side will use to import routes for this interconnection connectivity connectivity realized whether as an overlay over the WAN, – or with the collaboration of WAN BGP VPN routing L2 and/or L3 ● Interoperability preferred: Benefts ? – ● Each side independently allocates identifers makes the solution applicable – => no need to coordinate the use of a common space of between two OpenStack that identifers do not use the same SDN controller solution (because BGP RTs have are structured, prefixed typically by ● an AS number) Examples Can be implemented in Neutron by reusing the existing ● – VLAN hand-of BGPVPN Interconnection API – VXLAN gateway – (the BGPVPN Interconnection API already allows ● L2GW ‑ interconnections, but not on demand because requiring the – admin to create resources) BGP VPNs – will work with Neutron ref. drivers and many SDN controllers ● ... – Applicable to both IP and Ethernet interconnects – 6

  7. Neutron-Neutron interconnections Wrap up Allows interconnections ? ● On-demand – No need for an orchestrator – Light on packet dataplane (no IPSec) – VM VM VM VM VM VM between OpenStack instances ● two OpenStack instances or more – between trusting entities – inter‑clouds, inter‑regions, inter‑DCs, between NFV POPs – including when these instances use a diferent SDN solution – Next steps ? ● Neutron Specs being redacted – Implementation to be proposed based on a PoC implementation by Orange – Service composition: reusing the existing ● 7 Neutron BGPVPN Interconnection service

Recommend

RF-Interconnect RF-Interconnect and its Applications to and its Applications to NoC Design NoC

RF-Interconnect RF-Interconnect and its Applications to and its Applications to NoC Design NoC

RF-Interconnect RF-Interconnect and its Applications to and its Applications to NoC Design NoC Design NOCS Tutorial Course, NOC Tutorial Course, May 10 2009 y 10 2009 San Diego, California San Diego, Californ Frank Chang, Jason Cong and

426 views • 41 slides
Interconnect Technologies for Clusters Interconnect approaches Cluster Computing WAN

Interconnect Technologies for Clusters Interconnect approaches Cluster Computing WAN

Cluster Computing Interconnect Technologies for Clusters Interconnect approaches Cluster Computing WAN infinite distance LAN Few kilometers SAN Few meters Backplane Not scalable Physical Cluster

759 views • 38 slides
COOL Interconnect COOL Interconnect Low Power Interconnection Technology Low Power

COOL Interconnect COOL Interconnect Low Power Interconnection Technology Low Power

COOL Interconnect COOL Interconnect Low Power Interconnection Technology Low Power Interconnection Technology for Scalable 3D LSI Design for Scalable 3D LSI Design Marco Chacin, Hiroyuki Uchida, Michiya Hagimoto, Takashi Miyazaki, Takeshi

267 views • 15 slides
Robust Interconnect Robust Interconnect Communication Capacity Algorithm Communication Capacity

Robust Interconnect Robust Interconnect Communication Capacity Algorithm Communication Capacity

Robust Interconnect Robust Interconnect Communication Capacity Algorithm Communication Capacity Algorithm by Geometric Programming by Geometric Programming Jifeng Chen, Jin Sun and Janet Wang Department of Electrical and Computer Engineering

413 views • 25 slides
Molded Interconnect Device Molded Interconnect Device (MID) Device (MID) A 3

Molded Interconnect Device Molded Interconnect Device (MID) Device (MID) A 3

MID Manufacturing: Advances in Metallization Plating Technologies Metallization Plating Technologies Leading to Improved Yields 9 th International Congress Molded Interconnect Devices MID 2010 September 30, 2010 Richard C. Retallick Senior

471 views • 25 slides
CS184c: Computer Architecture [Parallel and Multithreaded] Day 15: May 29, 2001 Interconnect

CS184c: Computer Architecture [Parallel and Multithreaded] Day 15: May 29, 2001 Interconnect

CS184c: Computer Architecture [Parallel and Multithreaded] Day 15: May 29, 2001 Interconnect CALTECH cs184c Spring2001 -- DeHon Previously CS184a: Day 11--14 interconnect needs and requirements basic topology

606 views • 24 slides
The Interconnect Verification Challenge Franois Cerisier and Mike Bartley Test and

The Interconnect Verification Challenge Franois Cerisier and Mike Bartley Test and

The Interconnect Verification Challenge Franois Cerisier and Mike Bartley Test and Verification Solutions IP-SOC 2012 Grenoble, 5 Dec 2012 The Interconnect Verification Challenge Whats an interconnect Interconnects

182 views • 16 slides
Connectors: HiLo Interconnect Wednesday, October 04, 2017 Company Overview March 12, 2015

Connectors: HiLo Interconnect Wednesday, October 04, 2017 Company Overview March 12, 2015

Next Level Integration Next Level Integration Connectors: HiLo Interconnect Wednesday, October 04, 2017 Company Overview March 12, 2015 HiLo INTERCONNECT OVERVIEW BGA/LGA Socketing Module Interconnect Highs Lows Flexibility High

254 views • 23 slides
Interconnects Outline Interconnect scaling issues Aluminum technology Copper

Interconnects Outline Interconnect scaling issues Aluminum technology Copper

Interconnects Outline Interconnect scaling issues Aluminum technology Copper technology araswat tanford University EE311 / Al Interconnects 1 Properties of Interconnect Materials Material Thin film Melting resistivity point

438 views • 15 slides
Outline Interconnect scaling issues Aluminum technology Copper technology araswat

Outline Interconnect scaling issues Aluminum technology Copper technology araswat

Outline Interconnect scaling issues Aluminum technology Copper technology araswat tanford University 1 EE311/ Cu Interconnect Wire Half Pitch vs Technology Node ITRS 2002 Narrow line effects Ref: J. Gambino, IEDM, 2003 araswat

417 views • 18 slides
Power/Performance Issues on Interconnection Network (IN) Is interconnect power problem?

Power/Performance Issues on Interconnection Network (IN) Is interconnect power problem?

NsimPower: Interconnect Simulator for Power and Performance Prediction Koji Inoue Kyushu University, Japan 1 Power/Performance Issues on Interconnection Network (IN) Is interconnect power problem? Roughly 10 to 30 % of

381 views • 10 slides
Geometrically Parameterized Interconnect Geometrically Parameterized Interconnect Performance

Geometrically Parameterized Interconnect Geometrically Parameterized Interconnect Performance

Geometrically Parameterized Interconnect Geometrically Parameterized Interconnect Performance Models for Interconnect Performance Models for Interconnect Synthesis Synthesis Luca Daniel, UC Berkeley Luca Daniel, UC Berkeley C. S. Ong, S. C.

417 views • 18 slides
TRILL DC Interconnect

TRILL DC Interconnect

TRILL DC Interconnect dra0-balaji-l2vpn-trill-over-ip-mul;-level-02.txt Balaji Venkat Venkataswami Ramasubramani Mahadevan Shivakumar Sundaram Narayana

107 views • 8 slides
Interconnect Product Assembly AS YOUR PARTNER IN ESTONIA Since 1999 www.ipa.ee Company Profile

Interconnect Product Assembly AS YOUR PARTNER IN ESTONIA Since 1999 www.ipa.ee Company Profile

Interconnect Product Assembly AS YOUR PARTNER IN ESTONIA Since 1999 www.ipa.ee Company Profile Established in 1999 Interconnect Product Assembly is an independent privately owned company specialising in the contract manufacture of

472 views • 20 slides
Scaling the Cascades Interconnect-aware FPGA implementation of Machine Learning problems Anand

Scaling the Cascades Interconnect-aware FPGA implementation of Machine Learning problems Anand

BRAM DSP URAM Scaling the Cascades Interconnect-aware FPGA implementation of Machine Learning problems Anand Samajdar, Tushar Garg, Tushar Krishna, Nachiket Kapre nachiket@uwaterloo.ca Claim Hard FPGA interconnect (cascades) e ffi ciently

993 views • 82 slides
QCD$Library$for$GPU$Cluster$with$ Proprietary$Interconnect$for$ GPU$Direct$Communica<on

QCD$Library$for$GPU$Cluster$with$ Proprietary$Interconnect$for$ GPU$Direct$Communica<on

QCD$Library$for$GPU$Cluster$with$ Proprietary$Interconnect$for$ GPU$Direct$Communica<on 1 , Hisafumi Fujii 1 , Toshihiro Hanawa 2 , Yuetsu Kodama 3 , ! Norihisa Fujita 4 1,3 , Yoshinobu Kuramashi 3 , Mike Clark Taisuke

690 views • 49 slides
At-Speed BIST for Board-Level Interconnect Artur Jutman artur@pld.ttu.ee Tallinn University of

At-Speed BIST for Board-Level Interconnect Artur Jutman artur@pld.ttu.ee Tallinn University of

EBTW05 EBTW05 At-Speed BIST for Board-Level Interconnect Artur Jutman artur@pld.ttu.ee Tallinn University of Technology, ESTONIA EBTW 2005, Tallinn, Estonia Slide 1 Outline EBTW05 EBTW05 1. Introduction 2. Interconnect Faults: Models

809 views • 54 slides
with Proprietary Interconnect TCA for GPU Direct Communication Kazuya MATSUMOTO 1 , Toshihiro

with Proprietary Interconnect TCA for GPU Direct Communication Kazuya MATSUMOTO 1 , Toshihiro

Implementation of CG Method on GPU Cluster with Proprietary Interconnect TCA for GPU Direct Communication Kazuya MATSUMOTO 1 , Toshihiro HANAWA 2 , Yuetsu KODAMA 4 , Hisafumi FUJII 5 , Taisuke BOKU 1,3 1 Center for Computational

600 views • 32 slides
Interconnect Delay Aware RTL Verilog Bus Architecture Generation for an SoC Kyeong Ryu,

Interconnect Delay Aware RTL Verilog Bus Architecture Generation for an SoC Kyeong Ryu,

Interconnect Delay Aware RTL Verilog Bus Architecture Generation for an SoC Kyeong Ryu, Alexandru Talpasanu, Vincent Mooney and Jeffrey Davis School of Electrical and Computer Engineering Georgia Institute of Technology August 2004 Outline

472 views • 21 slides
Interconnect Gate delay Wire delay The delay in VLSI circuits have two components Gate delay (

Interconnect Gate delay Wire delay The delay in VLSI circuits have two components Gate delay (

Advanced Digital IC-Design Propagation Delay Lumped C p Distributed model C model Interconnect Gate delay Wire delay The delay in VLSI circuits have two components Gate delay ( t pHL / t pLH ) Wire (interconnect) delay ( t w ) The Wire

492 views • 20 slides
Free-Space Optical Interconnect: an Alternative Optical Domain Electrical Electrical Domain

Free-Space Optical Interconnect: an Alternative Optical Domain Electrical Electrical Domain

12/5/10 Initial Results of Prototyping a 3-D Integrated Intra-Chip Free-Space Optical Interconnect Berkehan Ciftcioglu, Rebecca Berman, Jian Zhang, Zach Darling, Alok Garg , Jianyun Hu, Manish Jain, Peng Liu, Ioannis Savidis, Shang Wang, Jing

607 views • 12 slides
Characterization of Electromagnetic Properties of Molded Interconnect Devices Materials M ld d I

Characterization of Electromagnetic Properties of Molded Interconnect Devices Materials M ld d I

Institut fr Hochfrequenztechnik und Funksysteme d F k t Characterization of Electromagnetic Properties of Molded Interconnect Devices Materials M ld d I t t D i M t i l and their Effect on Radio Frequency Applications - 9 th

189 views • 18 slides
An Energy-Efficient Near/Sub-Threshold FPGA Interconnect Architecture Using Dynamic Voltage

An Energy-Efficient Near/Sub-Threshold FPGA Interconnect Architecture Using Dynamic Voltage

An Energy-Efficient Near/Sub-Threshold FPGA Interconnect Architecture Using Dynamic Voltage Scaling and Power-Gating He Qi, Oluseyi Ayorinde, and Benton H. Calhoun Charles L. Brown Department of Electrical and Computer Engineering University of

711 views • 20 slides
De DeCO: : A DS DSP Block Based FPGA Accelerator Overlay Wi With Low Overhead Interconnect Ab

De DeCO: : A DS DSP Block Based FPGA Accelerator Overlay Wi With Low Overhead Interconnect Ab

De DeCO: : A DS DSP Block Based FPGA Accelerator Overlay Wi With Low Overhead Interconnect Ab Abhishek Kumar Ja Jain, Xiangwei Li, Pranjul Singhai, Douglas L. Maskell School of Computer Science and Engineering Nanyang Technological

564 views • 39 slides

More recommend