on FPGA Shuyi Chen Lizi George Kelly Ran Outline Motivation - PowerPoint PPT Presentation

Jan 25, 2024 •399 likes •567 views

Polyphonic Music Transcription on FPGA Shuyi Chen Lizi George Kelly Ran Outline Motivation System Architecture Evaluation Exploration Motivation Speed Polyphonic detection methods are still being investigated

Polyphonic Music Transcription on FPGA Shuyi Chen Lizi George Kelly Ran
Outline • Motivation • System • Architecture • Evaluation • Exploration
Motivation • Speed • Polyphonic detection methods are still being investigated – Using techniques from growing field of speech recognition • Real-time transcription
Background • Research is currently ongoing into best algorithm for polyphonic pitch detection with timbre rejection • A paper in Spring 2012 describes Klapuri algorithm and several others – We chose to implement Klapuri because it had the lowest error rate of 6 algorithms discussed for 1-4 pitches per time-slice
System Block Diagram
Input and Hanning Windows • Negate impact of sharp edges in time slices
FFT and Absolute Value • 4096-pt Streaming FFT – Minimal area requirements – ML605 Virtex-6 FPGA needed …
Spectral Whitening • Smooth out spectrum of computed sub-bands without boosting noise – Uses inverse filtering to flatten spectrum energy distribution to mitigate timbre effects
Spectral Whitening
Salience • Uses variation of binary search to find pitches present during time-slice – Includes harmonic contributions
Test Bench • MATLAB implementation of Klapuri algorithm – Compare to this result for algorithm checking • Lilypond engraving software output compared to known – Shell scripts written to take output file and generate lilypond code and refresh pdf in realtime
Evaluation • FFT output is in bit-reversed order – Implemented a sorter • Cube root implementation in binary – More efficient • SquareRoot and StreamFFT were reused IP blocks • Realtime?
Future Work • Increase FFT resolution in response to smaller differences between pitches as lower frequencies • Decreasing window size • Adding beat detection • Attempt to improve algorithm for 4-part piano harmonies • User-friendly real-time transcription system (front-end GUI, user input)
Synthesis Report • 4096-pt FFT has difficulties synthesizing on FPGA – Using Virtex-6 ML605 • We plan to complete synthesis and run on FPGA in the next few days
Questions?

Recommend

FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

2/21/2012 Content FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers Distributed RAM History FPGA vs ASIC FPGA and Microprocessors Alternatives to FPGAs ETI135, Advanced Digital IC Design

123 views • 10 slides

WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs

WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs Generic logic cells + Programmable switches Why do we use it? High performance & Flexible Shorter time to market Joachim Rodrigues

308 views • 8 slides

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA?

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA? Field-programmable gate array (FPGA) are integrated circuits designed to be con fi gured after manufacturing for implementing arbitrary logic

429 views • 15 slides

FPGA language ( HDL ). Overview 3 4 Component-Based Software Design LMES Component-Based

11/05/2016 Agenda The topics that will be addressed are: Overview on basic characteristics of the FPGA; Scheduling tasks on Reconfigurable FPGA reconfiguration capabilities; FPGA architectures Timing analysis for reconfigurable

299 views • 10 slides

Tips about an FPGA 02/09/2018 J.C. special topic FPGA ( field-programmable gate array ) FPGA :

Tips about an FPGA 02/09/2018 J.C. special topic FPGA ( field-programmable gate array ) FPGA : An integrated circuit (IC) designed to be configured by customer or designer after manufacturing -- Developed in ~80s -- Widely used (customer

303 views • 7 slides

GRVI Phalanx Update: A Massively Parallel RISC-V FPGA Accelerator Framework Jan Gray |

GRVI Phalanx Update: A Massively Parallel RISC-V FPGA Accelerator Framework Jan Gray | jan@fpga.org | http://fpga.org CARRV2017: 2017/10/14 FPGA Datacenter Accelerators Are Almost Mainstream Catapult v2. Intel += Altera. OpenPOWER CAPI. AWS

508 views • 28 slides

Support of Cross Calls between Microprocessor and FPGA in CPU-FPGA Coupling Architecture G.

Support of Cross Calls between Microprocessor and FPGA in CPU-FPGA Coupling Architecture G. NguyenThiHuong and Seon Wook Kim Microarchitecture and Compiler Laboratory School of Electrical Engineering Korea University Motivation

416 views • 19 slides

FPGA vs GPU Performance Comparison on the Implementation of FIR Filters FPGA. While comparing the

FPGA vs GPU Performance Comparison on the Implementation of FIR Filters FPGA. While comparing the performance of them, we Abstract choose different models for each platform to get fairer FIR filters find place in digital signal processing

569 views • 7 slides

The Spartan 3e FPGA The Spartan 3e FPGA Whats inside the chip? How does it implement

The Spartan 3e FPGA The Spartan 3e FPGA Whats inside the chip? How does it implement random logic? What other features can you use? What do all these things mean? LUT, Slice, BRAM, DCM, IOB, CLB... Two important documents

278 views • 11 slides

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background and Previous work Transmit and Receive PCIe TLPs DUMP memory FPGA Design Attack vulnerable vanilla Linux system Attack vulnerable UEFI Windows

359 views • 19 slides

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical Model Checking Masahiro Fujita VLSI Design and Education Center (VDEC) University of Tokyo 1 2 Outline What Tsunami simulation means in

1.25k views • 44 slides

Fast FPGA prototyping with Software Development Kit for FPGA (SDK4FPGA) Andrea Suardi

Fast FPGA prototyping with Software Development Kit for FPGA (SDK4FPGA) Andrea Suardi cas.ee.ic.ac.uk/projects/SDK4FPGA This research has been supported by EPSRC Impact Acceleration grant number EP/K503733/1 Outline What is SDK4FPGA ?

287 views • 18 slides

DMA implementations for FPGA- based data acquisition systems Presenter: Wojciech M. Zabootny

DMA implementations for FPGA- based data acquisition systems Presenter: Wojciech M. Zabootny Institute of Electronic Systems Warsaw University of Technology XL-th IEEE-SPIE Joint Symposium Wilga 2017 1/23 FPGA in DAQ FPGA chips are a

656 views • 23 slides

Contents Introduction Pipelined FPGA DNN accelerators Roof-line Model and optimizing

FPGA implementation of Quantized (Deep) Neural Network (QNN) Accelerators Biruk Seyoum Phd Student, Scoula Superiore SantAnna, Pisa Contents Introduction Pipelined FPGA DNN accelerators Roof-line Model and optimizing FPGA DNN

587 views • 23 slides

Processor Architecture Charles Eric LaForest J. Gregory Steffan ECE, University of Toronto FPGA

Octavo: An FPGA-Centric Processor Architecture Charles Eric LaForest J. Gregory Steffan ECE, University of Toronto FPGA 2012, February 24 Easier FPGA Programming We focus on overlay architectures Nios, MicroBlaze, Vector Processors

519 views • 38 slides

FPGA security Nele Mentens nele.mentens@kuleuven.be Design and security of cryptographic

FPGA security Nele Mentens nele.mentens@kuleuven.be Design and security of cryptographic algorithms and devices for real-world applications June 1-6, 2014, ibenik , Croatia Outline Introduction FPGA vs. ASIC FPGA application

443 views • 17 slides

RTLinux in an FPGA Alejandro Lucero alucero@os3sl.com www.os3sl.com RTLinux in a FPGA 1.

RTLinux in an FPGA Alejandro Lucero alucero@os3sl.com www.os3sl.com RTLinux in a FPGA 1. OpenRTU Project 2. FPGAs and soft processors 3. uClinux 4. RTLinux in Microblaze www.os3sl.com RTLinux in a FPGA 1. OpenRTU Project Spanish

378 views • 33 slides

Memories Introduction Why do we need memory in an FPGA Device? Topics Types of FPGA

Memories Introduction Why do we need memory in an FPGA Device? Topics Types of FPGA Memories Available Resources Realizing memories in an HDL design Applications Examples Extra: Memory Controller Block Memories

692 views • 10 slides

Experience with FPGA HDK AMI and F1: (all statements are subject to large systematic

Experience with FPGA HDK AMI and F1: (all statements are subject to large systematic uncertainties) Nhan SDA CCEL 2 PC Write host code Memory runs on CPU CPU PCI communicates through PCIe, Express must be streaming (AXI) FPGA

354 views • 13 slides

FPGA%Timing%Models Many%FPGA%and%CPLD%vendors%provide%a% timing model

FPGA%Timing%Models Many%FPGA%and%CPLD%vendors%provide%a% timing model in%their%data%sheets%that%allow% estimation%of%path%delays. Some%example%path%delays%that%are%of%interest: Minimum%Pin%to%Pin%(combinational)%delay%

361 views • 23 slides

Current Trends in Hybrid FPGA/CPU Devices Hybrid FPGA/CPU Devices Xilinx Zynq Series Real

Current Trends in Current Trends in Hybrid FPGA/CPU Devices Hybrid FPGA/CPU Devices Xilinx Zynq Series Real Innovation or Temporary Hype? Stephanie Rupprich Introduction Stephanie Rupprich FPGA Embedded Processors Heidelberg

611 views • 43 slides

On the Sensitivity of FPGA Architectural Conclusions to Experimental Assumptions, Tools, and

On the Sensitivity of FPGA Architectural Conclusions to Experimental Assumptions, Tools, and Techniques Andy Yan, Rebecca Cheng, Steve Wilton University of British Columbia Vancouver, B.C. stevew@ece.ubc.ca FPGA Experiments: Impressive

654 views • 49 slides

FPGA-CAPELLA: A REAL TIME AUDIO FX UNIT COSMA KUFA AND JUSTIN XIAO WHAT IS FPGA-CAPELLA?

FPGA-CAPELLA: A REAL TIME AUDIO FX UNIT COSMA KUFA AND JUSTIN XIAO WHAT IS FPGA-CAPELLA? FPGA-capella is an audio FX unit Allows users to apply interesting audio FX to their sound Offers flexibility Gives musicians an interesting

379 views • 11 slides

Andrew Clinton, Matt Liberty, Ian Kuon FPGA Routing (Interconnect) FPGA routing consists of a

Andrew Clinton, Matt Liberty, Ian Kuon FPGA Routing (Interconnect) FPGA routing consists of a network of wires and programmable switches Wire is modeled with a reduced RC network Drivers are modeled as a SPICE netlist 2-Level pass

673 views • 20 slides