new 70 mips dspic33ep and pic24ep family
play

New 70 MIPS dsPIC33EP and PIC24EP Family High Performance, - PowerPoint PPT Presentation

Feb 11, 2024 •417 likes •612 views

New 70 MIPS dsPIC33EP and PIC24EP Family High Performance, Integrated Analog, Easy Migration Charlie Ice, Product Marketing Microchip Technology Inc. dsPIC33EP & PIC24EP Highlights 70MIPS of Performance including DSP acceleration

  1. New 70 MIPS dsPIC33EP and PIC24EP Family High Performance, Integrated Analog, Easy Migration Charlie Ice, Product Marketing Microchip Technology Inc.

  2. dsPIC33EP & PIC24EP Highlights  70MIPS of Performance including DSP acceleration  High speed control algorithm execution  Advanced Peripherals and Integrated Analog  Up to 6 advanced motor control PWM outputs  Integrated, high performance on chip op-amps  Charge Time Measurement Unit for temperature and touch sensing  Easy migration  Code compatible with existing dsPIC33FJ devices  32-256KB dsPIC33EP devices are feature and pin compatible 2

  3. dsPIC33EP & PIC24EP Target Applications  Appliance Dishwashers  Refrigerators  Driers  Range Hoods   Automotive Fuel Pumps  Cooling fans  Water Pumps  Sensors   Consumer Power Tools  Sewing Machines   HVAC Heating Pumps  Air Conditioners  3

  4. dsPIC33EP & PIC24EP Families Advanced Motor Control Features  Flexible PWM Peripherals  Dead-time insertion  Complimentary waveforms  Fault detection modes  Intelligent Interrupts  Multiple PWM ADC triggers  Autonomous ADC controller  Analog comparators for fault detection  On chip, high performance op-amps  Reduce external components  Lower system cost  Charge Time Measurement Unit  Multiple Configurations  Available in 28-, 44-, 64-pin Packages Optional CAN peripheral  General purpose devices without motor control features  PIC24E MCU devices without DSP  4

  5. dsPIC33EP & PIC24EP Key Features Multiple package options ranging Integrated on chip op-amps from 28 to 64 pins including reduce the need for external new 5x5mm VTLA package components, typically saves ~$1 in costs + - CTMU peripheral for temp sensing or touch sensing Industry leading PWM module designed from the ground up for motor control 5

  6. New dsPIC33EP & PIC24EP Devices dsPIC33EP256MC206 • 256KB Flash • 32KB RAM dsPIC33EP128MC206 • 28-64 pins • 128KB Flash • 16KB RAM dsPIC33EP64MC206 • 28-64 pins • 64KB Flash • 8KB RAM dsPIC33EP32MC204 • 28-64 pins • 32KB Flash • 4KB RAM • 28-44 pins Flexible Family of Products: 32 – 256KB Flash 28 – 64 Pins dsPIC & PIC24 versions Motor Control (MC) & General Purpose (GP) versions CAN (50x) and non-CAN (20x) versions 6

  7. Application Example Washing Machine  Improved Energy Efficiency and Quiet Operation  70MIPS dsPIC core enables high speed execution of advanced motor control algorithms  PWM peripherals enable complex PWM waveform generation  Reduced System Costs  dsPIC performance enables sensorless control  On chip op-amps reduce external components 7

  8. Application Example Automotive Sensor  CAN and LIN Peripherals  Enables easy communication with automotive systems  70MIPS of Performance  Automotive communication stacks can be integrated with end application  Small Package Options  QFN packages and ultra small 5x5mm VTLA package  150C operation for under the hood systems 8

  9. MCLV-2 Low Voltage Development Board  Low voltage output up to 48V/15A  Single motor control with sensor input  CAN, LIN, and UART ports  Matrix board enables on chip or on board op-amps  Backwards compatible with existing motor control PIMs $199 9

  10. MCHV-2 High Voltage Development Board  110/220VAC input, 1kWatt 400V output  Integrated PFC stage  Single motor control with sensor input  Isolated USB, UART, and programmer/debugger  Matrix board enables on chip or on board op-amps  Backwards compatible with $599 existing motor control PIMs 10

  11. New Plug In Modules (PIMs)  dsPIC33EP256MC506 External Op-Amp PIM enables use of external on board op-amp dsPIC33EP256MC506 External Op-Amp Motor Control PIM (Part # MA330031-2)  dsPIC33EP256MC506 $25 Internal Op-Amp PIM enables use of internal, on dsPIC33EP256MC506 Internal Op-Amp Motor Control PIM chip op-amp (Part # MA330031) $25  Motor control PIMs are compatible with MCLV-2 and MCHV-2 dsPIC33EP256GP506  General Purpose PIM for General Purpose PIM (Part # MA330030) the Explorer 16 platform $25 11

  12. Available at Launch  Product Page , Featuring…  Development Tools  Data Sheet  Samples  Application Notes  Buy it Now  Product Documentation 12

  13. dsPIC33EP & PIC24EP Summary  70 MIPS of Processing Power and DSP Acceleration  Advanced Analog Integration  On chip op-amps reduce board components & lower system costs  Flexible Motor Control Features  PWM peripherals, ADC, and integrated op-amps  Easy Migration Between 32-256KB Devices and Existing dsPIC33FJ Products 13

  14. Thank You Note: The Microchip name and logo, dsPIC, and PIC are registered trademarks of Microchip Technology Inc. in the U.S.A., and other countries. mTouch and PICtail are trademarks of Microchip Technology Inc. in the U.S.A., and other countries. All other trademarks mentioned herein are property of their respective companies. 14

  15. dsPIC Motor Control Resources  Microchip offers over 25 motor control application notes supporting a variety of motors and motor control algorithms Over 25 motor control app notes & tuning guides: Sensorless BLDC and PMSM App Notes AN1160 Sensorless BLDC control with Back EMF AN1078 Sensorless Field Oriented Control (FOC) with SMO estimator Sensorless ACIM App Notes AN1162 Sensorless FOC AN1206 Sensorless FOC with field weakening Motor Tuning Guides AN1160 Sensorless BLDC Back EMF AN1078/1292 Sensorless PMSM/BLDC FOC with SMO or PLL estimator 15

  16. dsPIC33EPxxxMC20x/50x Comparators MC PWM Op-Amp UART Flash Timer RAM Pins DMA ADC CAN QEI SPI OC I2C IC Device 32, 64, 128, 4, 8, 16, dsPIC33EPxxxMC202 28 4 5 4 4 6 1 6 ch 1 +2* 2 2 2 1 256KB 32KB 32,64, 128, 4, 8, 16, dsPIC33EPxxxMC502 28 4 5 4 4 6 1 6 ch 1 +2* 2 2 2 1 1 256KB 32KB dsPIC33EPxxxMC203 36 32,64KB 4, 8KB 4 5 4 4 6 1 8 ch 1 +3* 2 2 2 1 dsPIC33EPxxxMC503 36 32, 64KB 4, 8KB 4 5 4 4 6 1 8 ch 1 +3* 2 2 2 1 1 32, 64, 128, 4, 8, 16, dsPIC33EPxxxMC204 44 4 5 4 4 6 1 9 ch 1 +3* 3 2 2 1 256KB 32KB 32, 64, 128, 4, 8, 16, dsPIC33EPxxxMC504 44 4 5 4 4 6 1 9 ch 1 +3* 3 2 2 1 1 256KB 32KB 64, 128, 8, 16, dsPIC33EPxxxMC206 64 4 5 4 4 6 1 16 ch 1 +3* 3 2 2 1 256KB 32KB 64, 128, 8, 16, dsPIC33EPxxxMC506 64 4 5 4 4 6 1 16 ch 1 +3* 3 2 2 1 1 256,KB 32KB * - op-amp can be configured as comparators “xxx” in part number corresponds to flash size (32, 64, 128, 256)  50x devices include CAN, 20x devices do not  “MC” (motor control) devices include motor control PWM peripherals  16

  17. dsPIC33EPxxxGP50x Comparators MC PWM Op-Amp UART Flash Timer RAM Pins DMA ADC CAN QEI SPI OC I2C IC Device 32, 64, 128, 4, 8, 16, dsPIC33EPxxxGP502 28 4 5 4 4 1 6 ch 1 +2* 2 2 2 1 1 256KB 32KB dsPIC33EPxxxGP503 36 32, 64KB 4, 8KB 4 5 4 4 1 8 ch 1 +3* 2 2 2 1 1 32, 64, 128, 4, 8, 16, dsPIC33EPxxxGP504 44 4 5 4 4 1 9 ch 1 +3* 3 2 2 1 1 256KB 32KB 64, 128, 8, 16, dsPIC33EPxxxGP506 64 4 5 4 4 1 16 ch 1 +3* 3 2 2 1 1 256KB 32KB * - op-amp can be configured as comparators “xxx” in part number corresponds to flash size (32, 64, 128, 256)  All dsPIC GP DSCs are 50x devices, which include CAN  “GP” (general purpose) devices do not include motor control PWM  peripherals 17

  18. PIC24EPxxxGP/MC2/5 Comparators MC PWM Op-Amp Timer UART Flash RAM DMA Pins ADC QEI SPI I2C OC IC Device 28 32, 64, 128, 4, 8, 16, PIC24EPxxxMC202 4 5 4 4 6 1 6 ch 1 +2* 2 2 2 1 256KB 32KB PIC24EPxxxMC203 36 32, 64KB 4, 8KB 4 5 4 4 6 1 8 ch 1 +3* 2 2 2 1 44 32, 64, 128, 4, 8, 16, PIC24EPxxxMC204 4 5 4 4 6 1 9 ch 1 +3* 3 2 2 1 256KB 32KB 64, 128, 8, 16, 32, PIC24EPxxxMC206 64 4 5 4 4 6 1 16 ch 1 +3* 3 2 2 1 256, 512KB 48KB 28 32, 64, 128, 4, 8, 16, PIC24EPxxxGP202 4 5 4 4 1 6 ch 1 +2* 2 2 2 1 256KB 32KB PIC24EPxxxGP203 36 32, 64KB 4, 8KB 4 5 4 4 1 8 ch 1 +3* 2 2 2 1 44 32, 64, 128, 4, 8, 16, PIC24EPxxxGP204 4 5 4 4 1 9 ch 1 +3* 3 2 2 1 256KB 32KB 64, 128, 8, 16, PIC24EPxxxGP206 64 4 5 4 4 1 16 ch 1 +3* 3 2 2 1 256KB 32KB * - op-amp can be configured as comparators “xxx” in part number corresponds to flash size (32, 64, 128, 256)  “MC” (motor control) devices include motor control PWM peripherals,  “GP” (general purpose) devices do not All PIC24E MCUs are 20x devices, which do not include CAN  18

Recommend

1 Well, plenty of registers But where should X, Y and SUM go? MIPS Memory (2 32 -1)

1 Well, plenty of registers But where should X, Y and SUM go? MIPS Memory (2 32 -1)

Behold the MIPS machine MIPS Memory The assembly language level (2 32 -1) . . . MIPS private regs PC (A+24) Introduction to MIPS IR (A+20) MIPS user regs (A+16) 0 0 0 0 $zero (A+12) $v0 (A+8)

447 views • 6 slides
1 Recall MIPS word size In hex 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12

1 Recall MIPS word size In hex 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12

Stored program computer MIPS Memory Forms of Address (2 32 -1) . . . MIPS private regs PC (A+24) MIPS machine code and addressing IR (A+20) modes MIPS user regs (A+16) 0 0 0 0 $zero (A+12) $v0

354 views • 7 slides
MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the

MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the

MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the Harris/Weste book Drawn from Patterson & Hennessy MIPS is a 32-bit architecture with 32 registers Based on the MIPS-like processor from

339 views • 6 slides
MIPS Q2 2018 16 August, 2018 1 MIPS in brief 60 45 60 28 active MIPS is a market leader

MIPS Q2 2018 16 August, 2018 1 MIPS in brief 60 45 60 28 active MIPS is a market leader

MIPS Q2 2018 16 August, 2018 1 MIPS in brief 60 45 60 28 active MIPS is a market leader in helmet solutions protecting the brain 15 brands 2 8 8 4 against rotational motion 2011 2012 2013 2014 2015 2016 2017 Patented

753 views • 12 slides
MIPS ISA and MIPS Assembly CS301 Prof. Szajda Administrative HW #2 due Wednesday (9/11) at

MIPS ISA and MIPS Assembly CS301 Prof. Szajda Administrative HW #2 due Wednesday (9/11) at

MIPS ISA and MIPS Assembly CS301 Prof. Szajda Administrative HW #2 due Wednesday (9/11) at 5pm Lab #2 due Friday (9/13) 1:30pm Read Appendix B5, B6, B.9 and Chapter 2.5-2.9 (if you have not already done so!) MIPS ISA MIPS ISA

352 views • 24 slides
EE 109 Unit 10 MIPS Instruction Set MIPS INSTRUCTION OVERVIEW 10.3 10.4 Instruction Set

EE 109 Unit 10 MIPS Instruction Set MIPS INSTRUCTION OVERVIEW 10.3 10.4 Instruction Set

10.1 10.2 EE 109 Unit 10 MIPS Instruction Set MIPS INSTRUCTION OVERVIEW 10.3 10.4 Instruction Set Architecture (ISA) MIPS Processor and Bus Interface The MIPS processor can execute software instructions that will Defines the

225 views • 18 slides
Based on MIPS In fact, its based on the multi-cycle MIPS from Patterson and Hennessy

Based on MIPS In fact, its based on the multi-cycle MIPS from Patterson and Hennessy

Mini-MIPS From Weste/Harris CMOS VLSI Design Based on MIPS In fact, its based on the multi-cycle MIPS from Patterson and Hennessy Your CS/EE 3810 book... 8-bit version 8-bit data and address 32-bit instruction format 8

614 views • 27 slides
Exceptions, MIPS-Style Reminder: MIPS CPU deals with exceptions. Interrupts are

Exceptions, MIPS-Style Reminder: MIPS CPU deals with exceptions. Interrupts are

CPSC-410/611 Operating Systems Exceptions, MIPS-Style Reminder: MIPS CPU deals with exceptions. Interrupts are just a special case of exceptions. The MIPS Architecture has no interrupt-vector table! All exceptions trigger

574 views • 7 slides
The MIPS instruction set architecture The MIPS has a 32 bit architecture, with 32 bit

The MIPS instruction set architecture The MIPS has a 32 bit architecture, with 32 bit

The MIPS instruction set architecture The MIPS has a 32 bit architecture, with 32 bit instructions, a 32 bit data word, and 32 bit addresses. It has 32 addressable internal registers requiring a 5 bit register ad- dress. Register 0 always has

940 views • 72 slides
lecture 11 MIPS registers already mentioned new today MIPS assembly language 4 - functions

lecture 11 MIPS registers already mentioned new today MIPS assembly language 4 - functions

lecture 11 MIPS registers already mentioned new today MIPS assembly language 4 - functions - MIPS stack February 15, 2016 main stores temporary registers before calling myfunction. Stack pointer (Here we assume variables m and n use

164 views • 4 slides
MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system

MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system

MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system calls Registers SPIM assembler directive Addressing modes Illustrative examples MIPS instruction set Procedures

290 views • 17 slides
MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system

MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system

MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system calls Registers SPIM assembler directive Addressing modes Illustrative examples MIPS instruction set Procedures

822 views • 33 slides
MIPS Architecture Example: subset of MIPS processor architecture Drawn from Patterson

MIPS Architecture Example: subset of MIPS processor architecture Drawn from Patterson

An Example: MIPS From the Harris/Weste book Based on the MIPS-like processor from the Hennessy/Patterson book MIPS Architecture Example: subset of MIPS processor architecture Drawn from Patterson & Hennessy MIPS is a 32-bit

356 views • 16 slides
MIPS Architecture w Example: subset of MIPS processor architecture n Drawn from Patterson

MIPS Architecture w Example: subset of MIPS processor architecture n Drawn from Patterson

An Example: MIPS From the Harris/Weste book Based on the MIPS-like processor from the Hennessy/Patterson book MIPS Architecture w Example: subset of MIPS processor architecture n Drawn from Patterson & Hennessy w MIPS is a 32-bit

409 views • 20 slides
Introduction to the MIPS Architecture January 1416, 2013 1 / 24 Unofficial textbook MIPS

Introduction to the MIPS Architecture January 1416, 2013 1 / 24 Unofficial textbook MIPS

Introduction to the MIPS Architecture January 1416, 2013 1 / 24 Unofficial textbook MIPS Assembly Language Programming by Robert Britton A beta version of this book (2003) is available free online 2 / 24 Exercise 1 clarification This is a

609 views • 24 slides
Lecture 2: Performance, MIPS ISA Todays topics: Performance equations MIPS

Lecture 2: Performance, MIPS ISA Todays topics: Performance equations MIPS

Lecture 2: Performance, MIPS ISA Todays topics: Performance equations MIPS instructions Reminder: canvas and class webpage: http://www.cs.utah.edu/~rajeev/cs3810/ Reminder: sign up for the mailing list csece3810 See

228 views • 22 slides
MACRA MIPS and CME Working Group 3/17/16 MACRA, MIPS and CME Enacted in April 2015

MACRA MIPS and CME Working Group 3/17/16 MACRA, MIPS and CME Enacted in April 2015

MACRA MIPS and CME Working Group 3/17/16 MACRA, MIPS and CME Enacted in April 2015 Eliminates SGR; Requires EHR interoperability by 2018 Creates Two New Payment Paths for Medicare Eligible Provider Reimbursement Path 1:

1.01k views • 27 slides
Instruction Encoding Mini-MIPS From Weste/Harris CMOS VLSI Design CS/EE 3710 Based on MIPS

Instruction Encoding Mini-MIPS From Weste/Harris CMOS VLSI Design CS/EE 3710 Based on MIPS

Instruction Encoding Mini-MIPS From Weste/Harris CMOS VLSI Design CS/EE 3710 Based on MIPS Fibonacci C-Code In fact, its based on the multi-cycle MIPS from Patterson and Hennessy Your CS/EE 3810 book... 8-bit version 8-bit

102 views • 9 slides
MIPS presentation of the interim report for the third quarter 2019 8 November 2019 KEY

MIPS presentation of the interim report for the third quarter 2019 8 November 2019 KEY

MIPS presentation of the interim report for the third quarter 2019 8 November 2019 KEY HIGHLIGHTS Increasing interest in MIPS across all geographies and categories. New German customers implementing MIPS technology, important for

309 views • 13 slides
Lecture 3: MIPS Instruction Set Todays topic: More MIPS instructions Procedure

Lecture 3: MIPS Instruction Set Todays topic: More MIPS instructions Procedure

Lecture 3: MIPS Instruction Set Todays topic: More MIPS instructions Procedure call/return Reminder: Assignment 1 is on the class web-page (due 9/7) 1 Memory Operands Values must be fetched from memory before (add and

592 views • 24 slides
Lecture 2: MIPS Instruction Set Todays topic: MIPS instructions Reminder: sign up

Lecture 2: MIPS Instruction Set Todays topic: MIPS instructions Reminder: sign up

Lecture 2: MIPS Instruction Set Todays topic: MIPS instructions Reminder: sign up for the mailing list cs3810 Reminder: set up your CADE accounts (EMCB 224) 1 Recap Knowledge of hardware improves software quality:

417 views • 24 slides
CS 6354: Homework 1 Post-Mortem / MIPS R10000 MIPS R10000: Stages 2 both dont store values

CS 6354: Homework 1 Post-Mortem / MIPS R10000 MIPS R10000: Stages 2 both dont store values

CS 6354: Homework 1 Post-Mortem / MIPS R10000 MIPS R10000: Stages 2 both dont store values actually in register fjle MIPS R10000: Weird names 1 Kanter, Intels Haswell CPU Microarchitecture Supplementary readings: Homework 1

309 views • 7 slides
Lecture 3: MIPS Instruction Set Todays topic: Wrap-up of performance equations MIPS

Lecture 3: MIPS Instruction Set Todays topic: Wrap-up of performance equations MIPS

Lecture 3: MIPS Instruction Set Todays topic: Wrap-up of performance equations MIPS instructions HW1 is due on Thursday TA office hours posted 1 A Primer on Clocks and Cycles 2 Performance Equation - I CPU execution

1.16k views • 26 slides
MIPS Architecture 32-bit processor, MIPS instruction size: 32 bits. Registers: 1. 32

MIPS Architecture 32-bit processor, MIPS instruction size: 32 bits. Registers: 1. 32

MIPS Architecture 32-bit processor, MIPS instruction size: 32 bits. Registers: 1. 32 registers, notation $0, $1, $31 $ 0: always 0. $ 31: return address. $ 1, $ 26, $ 27, $ 28, $ 29 used by OS and assembler. 2. Stack pointer ($sp or

410 views • 14 slides

More recommend