A Software System for IEEE 1149.1 Boundary Scan Design, Simulation, - PowerPoint PPT Presentation

Nov 14, 2023 •312 likes •420 views

EBTW05 EBTW05 A Software System for IEEE 1149.1 Boundary Scan Design, Simulation, and Demonstration A. Jutman, R. Ubar, V. Rosin artur@pld.ttu.ee Tallinn University of TechnologyESTONIA EBTW 2005, Tallinn, Estonia Slide 1 EBTW05 EBTW05

EBTW05 EBTW05 A Software System for IEEE 1149.1 Boundary Scan Design, Simulation, and Demonstration A. Jutman, R. Ubar, V. Rosin artur@pld.ttu.ee Tallinn University of TechnologyESTONIA EBTW 2005, Tallinn, Estonia Slide 1
EBTW05 EBTW05 Outline • Motivation • Comparison of similar tools (& discussion) • Demonstration (& discussion) • Conclusions (& discussion) EBTW 2005, Tallinn, Estonia Slide 2
EBTW05 EBTW05 Motivation (why 1149.1?) • IEEE 1149.1 is cool! • Thuringian Ministry of Science, Research and Art (Germany) • EU V Framework project REASON • Other reasons – BS and related standards are getting extremely important – Lack of educational software on BS EBTW 2005, Tallinn, Estonia Slide 3
EBTW05 EBTW05 Main Features of the System The system supports: • Simulation of operation of TAP Controller • Illustration of work of BS registers • Insertion and diagnosis of interconnection faults • Different fault types are supported • Automatic test sequence generation • Design/editing of BS structures using the BSDL language • Design/description of the target board using several chips … more ideas are still to come � http://www.pld.ttu.ee/applets/bs EBTW 2005, Tallinn, Estonia Slide 4
EBTW05 Similar Available Tools: Scan Educator EBTW05 � http://focus.ti.com/docs/toolsw/folders/print/scan_educator.html EBTW 2005, Tallinn, Estonia Slide 5
EBTW05 EBTW05 Similar Available Tools: BScan Coach � http://www.goepel.com EBTW 2005, Tallinn, Estonia Slide 6
EBTW05 EBTW05 Comparison to Other Similar Tools � The BS applet ScanEducator BScan Coach � Platform: Java DOS Windows � Usage: web/local local local � Chip editing: yes (BSDL) no no � Board editing: yes no no � Fault diagnosis: yes no no � Various fault models: yes no no � Automatic TG: yes no no � Test programming: yes (SVF) no no � Built-in help/tutorial:no/coming… splendid nice/limited � Built-in examples: many/extendable few/fixed one/fixed � Comes with HW: no no yes EBTW 2005, Tallinn, Estonia Slide 7
EBTW05 EBTW05 Demonstration of the System � http://www.pld.ttu.ee/applets/bs EBTW 2005, Tallinn, Estonia Slide 8
EBTW05 EBTW05 Conclusions & Discussion � The main features of the presented BS tool are: • Educational software with elements of an EDA tool • Reach functionality • Good availability • Freeware � A lot of interest from teachers and researchers � Positive feedback from students of Jönköping University, Sweden and Darmstadt University of Technology, Germany EBTW 2005, Tallinn, Estonia Slide 9
EBTW05 EBTW05 Thank You! � Please, visit the following web pages � http://www.pld.ttu.ee/applets/bs EBTW 2005, Tallinn, Estonia Slide 10

Recommend

Introduction to structured Systems-on-chip test VLSI design Boundary scan (IEEE 1149.1)

Outline Test points and Scan Built-In Self-Test (BIST) Introduction to structured Systems-on-chip test VLSI design Boundary scan (IEEE 1149.1) Design for Test (DfT) - Part 2 Erik Larsson EIT, Lund University Integrated

1.03k views • 20 slides

Boundary Scan Smith Text: Chapter 14.2 Top-down test design flow BSDArchitect Source: FlexTest

Boundary Scan Smith Text: Chapter 14.2 Top-down test design flow BSDArchitect Source: FlexTest Manual Boundary-Scan Test JTAG (Joint Test Action Group) test standard became IEEE Standard 1149.1 Test Port and Boundary-Scan

674 views • 18 slides

Outline Bed-of-nails tester Motivation for boundary scan standard System view of

IEEE 1149.1 JTAG Boundary Scan Standard Shaahin Hessabi Department of Computer Engineering Sharif University of Technology Adapted, with modifications, from lecture notes prepared by the book authors Slide 1 of 36 Outline Bed-of-nails

536 views • 36 slides

IEEE 1149.1 JTAG Boundary Scan Standard 1 Motivation Bed-of-nails printed circuit board

IEEE 1149.1 JTAG Boundary Scan Standard 1 Motivation Bed-of-nails printed circuit board tester gone We put components on both sides of PCB & replaced DIPs with flat packs to reduce inductance Nails would hit components

1.1k views • 64 slides

ECE 553: TESTING AND Bed-of-nails tester TESTABLE DESIGN OF System view of boundary scan

12/9/2014 Overview: Boundary Scan Motivation ECE 553: TESTING AND Bed-of-nails tester TESTABLE DESIGN OF System view of boundary scan hardware Elementary scan cell Elementary scan cell DIGITAL SYSTEMS DIGITAL SYSTEMS Test

260 views • 6 slides

Using an IEEE 802.1AS Network as a i 802 S k Distributed IEEE 1588 Boundary Distributed IEEE

Using an IEEE 802.1AS Network as a i 802 S k Distributed IEEE 1588 Boundary Distributed IEEE 1588 Boundary, Ordinary, or Transparent Clock Geoffrey M. Garner Samsung Advanced Institute of Technology (SAIT), Consultant (SAIT) Consultant

580 views • 39 slides

A frequency mixing and sub-sampling based RF-measurement apparatus for IEEE 1149.4 Juha Hakkinen 1

A frequency mixing and sub-sampling based RF-measurement apparatus for IEEE 1149.4 Juha Hakkinen 1 , Pekka Syri 1 and Markku Moilanen 2 Department of Electrical and Information Engineering, Electronics Laboratory 1 , Optoelectronics and

850 views • 19 slides

R.I.T S. Ludi/R. Kuehl p. 1 R I T Software Engineering How Do We Really Use the Web? Do

Website Design Small Screen Design Responsive Design R.I.T S. Ludi/R. Kuehl p. 1 R I T Software Engineering How Do We Really Use the Web? Do users carefully read or scan and click ? Facts of life: We dont read pages, we scan

692 views • 28 slides

Feasibility of Periodic Scan Schedules Ants PI Meeting, Seattle, May 2000 Bruno Dutertre System

SRI System Design Laboratory Feasibility of Periodic Scan Schedules Ants PI Meeting, Seattle, May 2000 Bruno Dutertre System Design Laboratory SRI International e-mail: bruno@sdl.sri.com 1 SRI System Design Laboratory Scan Scheduling Scan

267 views • 11 slides

Objectives Fault modeling and simulation Test generation

Objectives Fault modeling and simulation Test generation Automatic-test-pattern-generation Built-in-self-test BIST architecture Scan and boundary scan Scan chains Digital scan standard Digital system

617 views • 37 slides

Overview ECE 553: TESTING AND Definition Ad-hoc methods TESTABLE DESIGN OF Scan

11/11/2014 Overview ECE 553: TESTING AND Definition Ad-hoc methods TESTABLE DESIGN OF Scan design DIGITAL SYSTEMS DIGITAL SYSTEMS Design rules D i l Scan register Scan flip-flops Scan test sequences

220 views • 5 slides

References 1. OA system language design and modeling framework Early development and application

References 1. OA system language design and modeling framework Early development and application of ADLs Choi, S. and Scacchi, W. (1990). Extracting and Restructuring the Design of Large Software Systems, IEEE Software , 7(1), 66-73.

310 views • 3 slides

Calculating the Values of Passive Components in 1149.4 Environment Teuvo Saikkonen, Juha-Veikko

3rd IEEE International Board Test Workshop Calculating the Values of Passive Components in 1149.4 Environment Teuvo Saikkonen, Juha-Veikko Voutilainen, and Markku Moilanen Department of Electrical and Information Engineering, University of

420 views • 28 slides

Scan Matching Overview Problem statement: n Given a scan and a map, or a scan and a scan, or a

Scan Matching Pieter Abbeel UC Berkeley EECS Many slides adapted from Thrun, Burgard and Fox, Probabilistic Robotics Scan Matching Overview Problem statement: n Given a scan and a map, or a scan and a scan, or a map and a map, find the

650 views • 49 slides

Scan Matching Overview Problem statement: n Given a scan and a map, or a scan and a scan, or a

Scan Matching Pieter Abbeel UC Berkeley EECS Scan Matching Overview Problem statement: n Given a scan and a map, or a scan and a scan, or a map and a map, find the rigid-body n transformation (translation+rotation) that aligns them best

710 views • 26 slides

Scan Matching Overview Problem statement: n Given a scan and a map, or a scan and a scan, or a

831 views • 50 slides

Lecture 1 System Design Chapter 6, Design There are two ways of constructing a software

Object-Oriented Software Engineering Conquering Complex and Changing Systems Lecture 1 System Design Chapter 6, Design There are two ways of constructing a software design: One way is to make it so simple that there are obviously no

680 views • 47 slides

Decomposing the System System Design: Chapter 6 Design There are two ways of constructing a

Object-Oriented Software Engineering Using UML, Patterns, and Java Decomposing the System System Design: Chapter 6 Design There are two ways of constructing a software design: One way is to make it so simple that there are obviously no

779 views • 56 slides

Computer System Design Depth in ECE Computer System Design Depth Qualcomm Snapdragon 845 Mobile

Computer System Design Depth in ECE Computer System Design Depth Qualcomm Snapdragon 845 Mobile Processor ECE 16: Rapid HW/SW Design (Embedded Software) ECE 141AB: Software Foundations ECE 25: (Application Software) Intro Digital Design

137 views • 3 slides

ECE 553: TESTING AND Partial-scan architecture TESTABLE DESIGN OF Scan flip-flop

11/18/2014 Overview: Partial-Scan & Scan Variations Definition ECE 553: TESTING AND Partial-scan architecture TESTABLE DESIGN OF Scan flip-flop selection methods Cyclic and acyclic structures Cyclic and acyclic structures

82 views • 5 slides

Design for Test Scan Test Smith Text: Chapter 14.6 Mentor Graphics Documents: Scan and ATPG

Design for Test Scan Test Smith Text: Chapter 14.6 Mentor Graphics Documents: Scan and ATPG Process Guide DFTAdvisor Reference Manual Tessent Common Resources Manual for ATPG Products Top-down test design flow Source: Scan and

986 views • 31 slides

Boundary Scan Test of Belle II Pixel Detector Electronics Seeon 12.05.2015 19 th International

Boundary Scan Test of Belle II Pixel Detector Electronics Seeon 12.05.2015 19 th International Workshop on DEPFET Detectors and Applications Philipp Leitl PXD bump bonds ASIC Pins Switcher 96 DCD 431 DHPT 255 } 6x Switcher 4x

516 views • 34 slides

Software Architecture Software architecture The design process for identifying the sub-

Software Architecture Software architecture The design process for identifying the sub- systems making up a system and the framework for sub-system control and communication is architectural design The output of this design process is

898 views • 56 slides

Extended Boundary Scan Test Using Hybrid Test Vectors Presented by: Jan Heiber GOEPEL

Extended Boundary Scan Test Using Hybrid Test Vectors

603 views • 20 slides