pin assignment optimization for multi 2 5d fpga based
play

Pin Assignment Optimization for Multi2.5D FPGAbased Systems - PowerPoint PPT Presentation

Mar 30, 2024 •310 likes •673 views

Pin Assignment Optimization for Multi2.5D FPGAbased Systems Outline Introduction Preliminaries Algorithm Experimental Results Conclusions 2 2018/3/28 CS,DEP. NTHU, TAIWAN Outline Introduction Preliminaries

  1. Pin Assignment Optimization for Multi‐2.5D FPGA‐based Systems

  2. Outline  Introduction  Preliminaries  Algorithm  Experimental Results  Conclusions 2 2018/3/28 CS,DEP. NTHU, TAIWAN

  3. Outline  Introduction  Preliminaries  Algorithm  Experimental Results  Conclusions 3 2018/3/28 CS,DEP. NTHU, TAIWAN

  4. Introduction  Multi‐FPGA systems are widely used for  Logic emulation  Rapid prototyping of large designs  Reconfigurable custom computing platforms 4 2018/3/28 CS,DEP. NTHU, TAIWAN

  5. Introduction  A multi‐FPGA system connected through  Direct hardwired connections  Programmable interconnection network  Consist of one or more FPICs  The available pin counts of the FPGAs limit the utilization of FPGA logic resources in a mulit‐FPGA system.  Solution : time division‐multiplexing (TDM) 5 2018/3/28 CS,DEP. NTHU, TAIWAN

  6. Introduction  2.5D FPGA 6 2018/3/28 CS,DEP. NTHU, TAIWAN

  7. Introduction  2.5D FPGA 7 2018/3/28 CS,DEP. NTHU, TAIWAN

  8. Introduction  Interconnect resources between dies  the amount is less than that within a die  there is increased delay to cross the interposer 8 2018/3/28 CS,DEP. NTHU, TAIWAN

  9. Introduction  [6] : reducing the SLR crossings  routability  circuit speed  [6] focused on reducing the total SLR crossings by SLR partitioning in a stand alone 2.5D FPGA. 9 2018/3/28 CS,DEP. NTHU, TAIWAN

  10. Introduction  The I/O signal counts per FPGA is enormous.  I/O pin assignment can have a big impact on the overall SLR crossings 10 2018/3/28 CS,DEP. NTHU, TAIWAN

  11. Outline  Introduction  Preliminaries  Algorithm  Experimental Results  Conclusions 11 2018/3/28 CS,DEP. NTHU, TAIWAN

  12. Preliminaries  multi‐FPGA system  multiplexed hardwired inter‐FPGA connections  2.5D FPGAs 12 2018/3/28 CS,DEP. NTHU, TAIWAN

  13. Preliminaries 13 2018/3/28 CS,DEP. NTHU, TAIWAN

  14. Preliminaries 14 2018/3/28 CS,DEP. NTHU, TAIWAN

  15. Preliminaries 15 2018/3/28 CS,DEP. NTHU, TAIWAN

  16. Preliminaries  SLR partitioning and pin assignment results of a FPGA are propagated to the FPGA P&R tool 16 2018/3/28 CS,DEP. NTHU, TAIWAN

  17. SLR‐Aware Pin Assignment 17 2018/3/28 CS,DEP. NTHU, TAIWAN

  18. SLR‐Aware Pin Assignment 18 2018/3/28 CS,DEP. NTHU, TAIWAN

  19. SLR‐Aware Pin Assignment 19 2018/3/28 CS,DEP. NTHU, TAIWAN

  20. SLR‐Aware Pin Assignment  Given :  Set of 2‐pin inter‐FPGA subnets  TDM factors  Directions  which originate from the same net  Goal :  Assign all these 2‐pin subnets to physical wires and pins to minimize the total SLR crossings subject to the constraints on the TDM factors and directions. 20 2018/3/28 CS,DEP. NTHU, TAIWAN

  21. Outline  Introduction  Preliminaries  Algorithm  Experimental Results  Conclusions 21 2018/3/28 CS,DEP. NTHU, TAIWAN

  22. Algorithm 22 2018/3/28 CS,DEP. NTHU, TAIWAN

  23. Initial Feasible Pin Assignment Generation 10 1 15 26 # = 5 Required physical wires = � 5/10 � = 1 TDM = 10 # = 101 Required physical wires = � 101/2 � = 51 TDM = 2 23 2018/3/28 CS,DEP. NTHU, TAIWAN

  24. Pin Assignment Refinement 24 2018/3/28 CS,DEP. NTHU, TAIWAN

  25. 25 2018/3/28 CS,DEP. NTHU, TAIWAN

  26. Pin Assignment Refinement 26 2018/3/28 CS,DEP. NTHU, TAIWAN

  27. Pin Assignment Refinement 27 2018/3/28 CS,DEP. NTHU, TAIWAN

  28. Outline  Introduction  Preliminaries  Algorithm  Experimental Results  Conclusions 28 2018/3/28 CS,DEP. NTHU, TAIWAN

  29. Experimental Results 29 2018/3/28 CS,DEP. NTHU, TAIWAN

  30. Heuristic 10 20 20 1 1 # = 5 Required physical wires = � 5/10 � = 1 TDM = 10 # = 1001 Required physical wires = � 1001/20 � = 51 TDM = 20 30 2018/3/28 CS,DEP. NTHU, TAIWAN

  31. Experimental Results Comparing our proposed algorithm against two other approaches. 31 2018/3/28 CS,DEP. NTHU, TAIWAN

  32. Experimental Results Execution statistics of our algorithm. 32 2018/3/28 CS,DEP. NTHU, TAIWAN

  33. Experimental Results Comparing 10 trials of our algorithm using different initial feasible pin assignments on each test case. 33 2018/3/28 CS,DEP. NTHU, TAIWAN

  34. Outline  Introduction  Preliminaries  Algorithm  Experimental Results  Conclusions 34 2018/3/28 CS,DEP. NTHU, TAIWAN

  35. Conclusions  We introduced the SLR‐aware pin assignment problem for modern multi‐FPGA system utilizing high capacity 2.5D FPGAs.  We proposed an iterative improvement algorithm based on integer linear programming to minimize the total number of SLR crossings in all FPGAs.  Experimental results showed that the amount of SLR crossings can be significantly reduced by over 30% on average compared to two other approaches. 35 2018/3/28 CS,DEP. NTHU, TAIWAN

  36. Thank you. Q & A 36 2018/3/28 CS,DEP. NTHU, TAIWAN

Recommend

Robust Layer Assignment for Via Optimization in Multi-layer Global Routing Tsung-Hsien Lee

Robust Layer Assignment for Via Optimization in Multi-layer Global Routing Tsung-Hsien Lee

Robust Layer Assignment for Via Optimization in Multi-layer Global Routing Tsung-Hsien Lee Ting-Chi Wang Inst. of Information Science Dept. of Computer Science Academia Sinica National Tsing Hua University 1 Outline Introduction

462 views • 33 slides
FPGA language ( HDL ). Overview 3 4 Component-Based Software Design LMES Component-Based

FPGA language ( HDL ). Overview 3 4 Component-Based Software Design LMES Component-Based

11/05/2016 Agenda The topics that will be addressed are: Overview on basic characteristics of the FPGA; Scheduling tasks on Reconfigurable FPGA reconfiguration capabilities; FPGA architectures Timing analysis for reconfigurable

299 views • 10 slides
An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA?

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA?

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA? Field-programmable gate array (FPGA) are integrated circuits designed to be con fi gured after manufacturing for implementing arbitrary logic

429 views • 15 slides
Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background and Previous work Transmit and Receive PCIe TLPs DUMP memory FPGA Design Attack vulnerable vanilla Linux system Attack vulnerable UEFI Windows

359 views • 19 slides
Power Optimization of FPGA Interconnect Via Circuit and CAD Techniques Safeen Huda and Jason

Power Optimization of FPGA Interconnect Via Circuit and CAD Techniques Safeen Huda and Jason

Power Optimization of FPGA Interconnect Via Circuit and CAD Techniques Safeen Huda and Jason Anderson International Symposium on Physical Design Santa Rosa, CA, April 6, 2016 1 Motivation * Google data centre FPGA power increasingly

717 views • 55 slides
Power-Driven DNN Dataflow Optimization on FPGA Qi Sun 1 , Tinghuan Chen 1 , Jin Miao 2 , Bei Yu 1 1

Power-Driven DNN Dataflow Optimization on FPGA Qi Sun 1 , Tinghuan Chen 1 , Jin Miao 2 , Bei Yu 1 1

Power-Driven DNN Dataflow Optimization on FPGA Qi Sun 1 , Tinghuan Chen 1 , Jin Miao 2 , Bei Yu 1 1 The Chinese University of Hong Kong 2 Cadence Design Systems, Inc. 1 / 22 FPGA Targeted DNN Accelerator Design Flow Dataflow Synthesis HLS Model

452 views • 22 slides
On line Power Optimization of Data Flow Multi-Core Architecture based on Vdd-Hopping for Local

On line Power Optimization of Data Flow Multi-Core Architecture based on Vdd-Hopping for Local

PATMOS 2010, Grenoble, France 20th Int. Workshop on Power And Timing Modeling, Optimization and Simulation On line Power Optimization of Data Flow Multi-Core Architecture based on Vdd-Hopping for Local DVFS Pascal Vivet 1 , Edith Beigne 1 , Hugo

749 views • 22 slides
Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical Model Checking Masahiro Fujita VLSI Design and Education Center (VDEC) University of Tokyo 1 2 Outline What Tsunami simulation means in

1.25k views • 44 slides
Spiking row-by-row FPGA Multi-kernel and Multi-layer Convolution Processor. Ricardo Tapiador

Spiking row-by-row FPGA Multi-kernel and Multi-layer Convolution Processor. Ricardo Tapiador

Spiking row-by-row FPGA Multi-kernel and Multi-layer Convolution Processor. Ricardo Tapiador Morales Robotic & Tech of Computers Lab, University of Seville ricardo@atc.us.es Convolutional neural networks ricardo@atc.us.es 2

370 views • 12 slides
Surrogate models for Single and Multi-Objective Stochastic Optimization: Integrating Support

Surrogate models for Single and Multi-Objective Stochastic Optimization: Integrating Support

Covariance Matrix Adaptation-Evolution Strategy Support Vector Machines Comparison-Based Surrogate Model for CMA-ES Dominance-based Surrogate Model for Multi-Objective Optimization Surrogate models for Single and Multi-Objective Stochastic

1.1k views • 53 slides
DMA implementations for FPGA- based data acquisition systems Presenter: Wojciech M. Zabootny

DMA implementations for FPGA- based data acquisition systems Presenter: Wojciech M. Zabootny

DMA implementations for FPGA- based data acquisition systems Presenter: Wojciech M. Zabootny Institute of Electronic Systems Warsaw University of Technology XL-th IEEE-SPIE Joint Symposium Wilga 2017 1/23 FPGA in DAQ FPGA chips are a

656 views • 23 slides
4. Fitness landscape analysis for multi-objective optimization problems Fitness landscape

4. Fitness landscape analysis for multi-objective optimization problems Fitness landscape

Multiobjective Optimization Optimization algorithms Features in MO Prediction Set-based FL 4. Fitness landscape analysis for multi-objective optimization problems Fitness landscape analysis for understanding and designing local search

713 views • 58 slides
Towards optimization-based multi-agent collision avoidance under continuous stochastic dynamics

Towards optimization-based multi-agent collision avoidance under continuous stochastic dynamics

Towards optimization-based multi-agent collision avoidance under continuous stochastic dynamics Jan-Peter Calliess Robotics Research Group,Oxford University (with: Michael Osborne, Stephen Roberts) 1 / 20 1. Single-Agent: Dynamics Ex. agent

416 views • 20 slides
Adaptive FPGA-based Database Accelerators Achievements, Possibilities, and Challenges Daniel

Adaptive FPGA-based Database Accelerators Achievements, Possibilities, and Challenges Daniel

Adaptive FPGA-based Database Accelerators Achievements, Possibilities, and Challenges Daniel Ziener and Jrgen Teich Database Acceleration Overview Idea: Translate each SQL query into an FPGA-based accelerator circuit through run-time

260 views • 10 slides
Scalable Distributed Training with Parameter Hub: a whirlwind tour TVM Stack Optimization

Scalable Distributed Training with Parameter Hub: a whirlwind tour TVM Stack Optimization

Scalable Distributed Training with Parameter Hub: a whirlwind tour TVM Stack Optimization High-Level Differentiable IR AutoTVM Tensor Expression IR LLVM, CUDA, Metal VTA AutoVTA Edge Cloud Hardware ASIC FPGA FPGA Fleet

1.19k views • 73 slides
FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

2/21/2012 Content FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers Distributed RAM History FPGA vs ASIC FPGA and Microprocessors Alternatives to FPGAs ETI135, Advanced Digital IC Design

123 views • 10 slides
A Low-Latency Multi-Version Key-Value Store Using B-tree on an FPGA-CPU Platform Yuchen Ren ,

A Low-Latency Multi-Version Key-Value Store Using B-tree on an FPGA-CPU Platform Yuchen Ren ,

A Low-Latency Multi-Version Key-Value Store Using B-tree on an FPGA-CPU Platform Yuchen Ren , Jinyu Xie, Yunhui Qiu, Hankun Lv, Wenbo Yin, Lingli Wang State Key Laboratory of ASIC and System, Fudan University Bowei Yu, Hua Chen, Xianjun He,

495 views • 13 slides
DNN-based Branch-and-bound for the Quadratic Assignment Problem *Koichi Fujii, Naoki Ito, Yuji

DNN-based Branch-and-bound for the Quadratic Assignment Problem *Koichi Fujii, Naoki Ito, Yuji

DNN Relaxation of Quadratic Assignment Problem DNN Optimization DNN-based Branch-and-bound DNN-based Branch-and-bound for the Quadratic Assignment Problem *Koichi Fujii, Naoki Ito, Yuji Shinano NTT DATA Mathematical Systems Inc., , FAST

453 views • 27 slides
Multi-Objective Optimization of a Kinetics-Based HCCI Model Ali M. Aldawood, Sebastian Mosbach,

Multi-Objective Optimization of a Kinetics-Based HCCI Model Ali M. Aldawood, Sebastian Mosbach,

Multi-Objective Optimization of a Kinetics-Based HCCI Model Ali M. Aldawood, Sebastian Mosbach, Markus Kraft University of Cambridge Amer A. Amer Saudi Aramco JSAE Paper No. 20119051 SAE Paper No. 2011-01-1783 Outline Introduction &

478 views • 27 slides
Building Multi-Processor FPGA Systems Hands-on Tutorial to Using FPGAs and Linux Chris Martin

Building Multi-Processor FPGA Systems Hands-on Tutorial to Using FPGAs and Linux Chris Martin

Building Multi-Processor FPGA Systems Hands-on Tutorial to Using FPGAs and Linux Chris Martin Member Technical Staff Embedded Applications Agenda Introduction Problem: How to Integrate Multi-Processor Subsystems Why Why would you do

891 views • 42 slides
FireSim Multi-FPGA Networked Simulation https://fires.im @firesimproject MICRO 2019 Tutorial

FireSim Multi-FPGA Networked Simulation https://fires.im @firesimproject MICRO 2019 Tutorial

FireSim Multi-FPGA Networked Simulation https://fires.im @firesimproject MICRO 2019 Tutorial Speaker: Alon Amid Tutorial Roadmap Custom SoC Configuration FireMarshal RTL Generators Bare-metal & RISC-V Multi-level Custom

861 views • 52 slides
WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs

WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs

WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs Generic logic cells + Programmable switches Why do we use it? High performance & Flexible Shorter time to market Joachim Rodrigues

308 views • 8 slides
Intelligent FPGA-based Data Acquisition System Igor Konorov Institute for Hadronic Structure and

Intelligent FPGA-based Data Acquisition System Igor Konorov Institute for Hadronic Structure and

Intelligent FPGA-based Data Acquisition System Igor Konorov Institute for Hadronic Structure and Fundamental Symmetries (E18) TUM Department of Physics Technical University of Munich Advanced Workshop on FPGA based System-on-Chip for

779 views • 58 slides
Further Experiences Teaching an FPGA-based Embedded Systems Class Stephen A. Edwards Columbia

Further Experiences Teaching an FPGA-based Embedded Systems Class Stephen A. Edwards Columbia

Further Experiences Teaching an FPGA-based Embedded Systems Class Stephen A. Edwards Columbia University WESE, Torino, Italy, October 4, 2018 What is an FPGA? A Field Programmble Gate Array: A configurable circuit; not a stored-program

521 views • 14 slides

More recommend