opensparc t1 on xilinx fpgas updates
play

OpenSPARC T1 on Xilinx FPGAs Updates Thomas Thatcher Paul Hartke - PowerPoint PPT Presentation

Jun 20, 2023 •259 likes •472 views

OpenSPARC T1 on Xilinx FPGAs Updates Thomas Thatcher Paul Hartke Durgam Vahia Paul.Hartke@Xilinx.Com thomas.thatcher@sun.com Xilinx University Program Durgam.Vahia@Sun.com OpenSPARC Engineering RAMP Retreat January 2008,

  1. OpenSPARC T1 on Xilinx FPGAs – Updates Thomas Thatcher Paul Hartke Durgam Vahia Paul.Hartke@Xilinx.Com thomas.thatcher@sun.com Xilinx University Program Durgam.Vahia@Sun.com OpenSPARC Engineering RAMP Retreat – January 2008, Berkeley

  2. Agenda • Quick OpenSPARC Overview • Progress timeline • Current Status > Solaris Boot > Networking > Mapping on Virtex 5 parts > Availability • Roadmap • Q & A 2 www.opensparc.net RAMP Retreat-Jan 2008

  3. Recap: Big Goals • Proliferation of OpenSPARC technology • Proliferation of Xilinx FPGA technology • Make OpenSPARC FPGA friendly > Create reference design with complete system functionality > Boot Solaris/Linux on the reference design > Open it up > Seed ideas in the community Enable multi-core research 3 www.opensparc.net RAMP Retreat-Jan 2008

  4. OpenSPARC T1 • SPARC V9 implementation • Eight cores, four threads each – 32 simultaneous threads • All cores connect through a 134.4 GB/s crossbar switch • High BW 12-way associative 3 MB on-chip L2 cache • 4 DDR2 channels (23 GB/s) • 70W power • ~300M transistors 4 www.opensparc.net RAMP Retreat-Jan 2008

  5. OpenSPARC T1: Some Design Choices • Simpler core architecture to maximize cores on die • Caches, DRAM channels shared across cores • Shared L2 decreases cost of coherence misses significantly • Crossbar good for b/w, latency, and functional verification 5 www.opensparc.net RAMP Retreat-Jan 2008

  6. UltraSPARC-T1 Processor Core ● Four threads per core MUL ● Single issue 6 stage pipeline EXU ● 16KB I-Cache, 8KB D-Cache > Unique resources per thread > Registers > Portions of I-fetch datapath IFU > Store and Miss buffers > Resources shared by 4 threads MMU LSU > Caches, TLBs, Execution Units > Pipeline registers and DP ● Core Area = 11mm2 in 90nm TRAP ● MT adds ~20% area to core Sun Proprietary/Confidential: Internal Use Only

  7. Progress Timeline • RAMP Retreat, July, 2006 > Sun and Xilinx begin OpenSPARC collaboration • RAMP Retreat, January 2007: > Demonstrated OpenSPARC T1 core mapped on ML411 board (XC4VFX100 FPGA) > Ran replays of diagnostic tests • FCRC/RAMP, June 2007: > Demonstrated a stand-alone program running on top of Hypervisor • RAMP Retreat, January 2008 > Demonstrated Solaris running (single user) on the ML411 board 7 www.opensparc.net RAMP Retreat-Jan 2008

  8. Current Status • Solaris Running on ML411-V4FX100 board > Have booted both Solaris 10 and OpenSolaris > Run in single-user mode > Booted from a RAM disk image • Networking functional > Using polled mode > Telnet and FTP are working > Close to having interrupts working • Design is working on Virtex5 board 8 www.opensparc.net RAMP Retreat-Jan 2008

  9. System Block Diagram Xilinx Embedded MultiPort Developer’s Memory FPGA Boundary (EDK) Design Controller External DDR2 Dimm Cache-processor interface (CPX) MCH-OPB MemCon CCX-FSL Microblaze Proc Microblaze Debug UART SPARC T1 Core Interface SPARC T1 UART processor- Fast Simplex 10/100 Ethernet cache interface Links interface (PCX) (FSL) Developed and IBM Coreconnect Working OPB Bus 9 www.opensparc.net RAMP Retreat-Jan 2008

  10. System Operation • OpenSPARC T1 core communicates exclusively via cache-crossbar interface (CCX) > PCX (processor-to-cache), CPX (cache-to-processor) > Glue logic block forwards packets between OpenSPARC core and Microblaze • Microblaze firmware polls T1 core and system peripherals > Services memory and I/O requests > Performs address mapping > Returns results to the core > Maintains coherence of Level-1 caches in OpenSPARC core 10 www.opensparc.net RAMP Retreat-Jan 2008

  11. Software Stack • Out-of-the-box operating system installation • Boots from a virtual disk in Solaris RAM which holds the Open Boot PROM Solaris binaries (OBP) Reset Hypervisor • Able to boot either Code Solaris 10 or OpenSolaris • Entire software stack is open source 11 www.opensparc.net RAMP Retreat-Jan 2008

  12. Solaris Boot 12 www.opensparc.net RAMP Retreat-Jan 2008

  13. Virtex5 Support • Using Xilinx ML505 board with same FPGA as BEE3 > (ugraded 5VLX50T to 5VLX110T) • Synthesis results (no SPU, 16 TLB entries) > 1-thread core: 31475 LUT (45%), 115 BRAM (78%) > 4-thread core: 51558 LUT (74%), 115 BRAM (78%) > Core only, as synthesized by Synplicity • Complete system: > With MicroBlaze core, 2 UART, ethernet, and DDR2 controller: > 1-thread core: 38271 LUT (55%), 128 BRAM (86%) > 4-thread core: 58128 LUT (84%), 128 BRAM (86%) 13 www.opensparc.net RAMP Retreat-Jan 2008

  14. Virtex5 Support • Single-thread core running on ML505-V5LX110T board > Booted Hypervisor > Ran stand-alone application program > Expect to boot Solaris soon • Four-thread core placed and routed. > Booted Hypervisor > Ran stand-alone application program 14 www.opensparc.net RAMP Retreat-Jan 2008

  15. Demo Details • ML411 Board > Solaris Boot on single- thread OpenSPARC T1 > Watch Solaris Boot > Run ancient text-based adventure game > Run Dhrystone MIPS program 15 www.opensparc.net RAMP Retreat-Jan 2008

  16. Demo Details • ML505-V5LX110T Board > Runs a stand-alone C program on top of Hypervisor. > Play the world-famous Dungeon game 16 www.opensparc.net RAMP Retreat-Jan 2008

  17. Roadmap • OpenSPARC T1 Release 1.6 planned for 1Q2008 > EDK project updates > MicroBlaze firmware updates for functionality and performance > ML505-5VLX110T support > Instructions to boot OpenSolaris > Complete reference design for 1-thread and 4-thread cores 17 www.opensparc.net RAMP Retreat-Jan 2008

  18. OpenSPARC momentum Innovation will happen everywhere Innovation Happens Everywhere > 6500 downloads 18 FCRC-RAMP-2007-San Diego www.opensparc.net

  19. Summary • OpenSPARC is a complete microprocessor solution > Complete simulation environment with regression suites > Critical for verifying any changes made to the design > EDK environment demonstrated on Virtex4 and Virtex5 FPGAs > Choice of 1-thread or 4-thread cores > Architectural and simulation models > Hypervisor API • And it's available today! 19 FCRC-RAMP-2007-San Diego www.opensparc.net

  20. Team Ismet Bayraktaroglu Thomas thatcher Durgam Vahia Paul Hartke (Xilinx) Not Pictured: Gopal Reddy 20 www.opensparc.net RAMP Retreat-Jan 2008

Recommend

Fast dynamic and partial reconfiguration Data Path with low Hardware overhead on Xilinx FPGAs

Fast dynamic and partial reconfiguration Data Path with low Hardware overhead on Xilinx FPGAs

Fast dynamic and partial reconfiguration Data Path with low Hardware overhead on Xilinx FPGAs with low Hardware overhead on Xilinx FPGAs Michael Hbner 1 , Diana Ghringer 2 , Juanjo Noguera 3 , Jrgen Becker 1 1 Karlsruhe Institute of

370 views • 16 slides
Physical Design For FPGAs Rajeev Jayaraman Physical Implementation Tools Xilinx Inc. ISPD-2001

Physical Design For FPGAs Rajeev Jayaraman Physical Implementation Tools Xilinx Inc. ISPD-2001

Physical Design For FPGAs Rajeev Jayaraman Physical Implementation Tools Xilinx Inc. ISPD-2001 Do you know FPGAs? FPGAs are used only in prototyping and emulation systems? Can you design anything real in FPGAs? FPGAs are too

595 views • 48 slides
Introduction to FPGAs Getting Started with Xilinx Digital Design Everything is represented in

Introduction to FPGAs Getting Started with Xilinx Digital Design Everything is represented in

Introduction to FPGAs Getting Started with Xilinx Digital Design Everything is represented in two discrete values: 0 and 1 We use low and high voltages to represent these values Use binary arithmetic and boolean math

632 views • 24 slides
FPGAs 2 Some of the Slides picked from Xilinx Educational Resources FPGA Design Flow

FPGAs 2 Some of the Slides picked from Xilinx Educational Resources FPGA Design Flow

FPGAs 2 Some of the Slides picked from Xilinx Educational Resources FPGA Design Flow Functional Simulation Verify syntax and functionality Perform Separate Simulations With larger hierarchical Hardware Description Language (HDL)

402 views • 18 slides
An Efficient Softcore Multiplier Architecture for Xilinx FPGAs 22 nd IEEE Symposium on Computer

An Efficient Softcore Multiplier Architecture for Xilinx FPGAs 22 nd IEEE Symposium on Computer

An Efficient Softcore Multiplier Architecture for Xilinx FPGAs 22 nd IEEE Symposium on Computer Arithmetic Martin Kumm, Shahid Abbas and Peter Zipf University of Kassel, Germany CONTENTS 1. State-of-the-art 2. Proposed multiplier 3.

327 views • 29 slides
Key Extraction Using Thermal Laser Stimulation: A Case Study on Xilinx Ultrascale FPGAs Heiko

Key Extraction Using Thermal Laser Stimulation: A Case Study on Xilinx Ultrascale FPGAs Heiko

Key Extraction Using Thermal Laser Stimulation: A Case Study on Xilinx Ultrascale FPGAs Heiko Lohrke 1 , Shahin Tajik 1,2 , Thilo Krachenfels 1 , Christian Boit 1 , and Jean-Pierre Seifert 1 1 Technische Universitt Berlin, 2 University of Florida

557 views • 31 slides
Efficient Hardware Accelerator for IPSec based on Partial Reconfiguration on Xilinx FPGAs Ahmad

Efficient Hardware Accelerator for IPSec based on Partial Reconfiguration on Xilinx FPGAs Ahmad

Introduction Previous Work Methodology Results Summary Efficient Hardware Accelerator for IPSec based on Partial Reconfiguration on Xilinx FPGAs Ahmad Salman Marcin Rogawski Jens-Peter Kaps Cryptographic Engineering Research Group (CERG)

992 views • 28 slides
Hoplite-DSP Harnessing the Xilinx DSP48 Multiplexers to efficiently support NoCs on FPGAs

Hoplite-DSP Harnessing the Xilinx DSP48 Multiplexers to efficiently support NoCs on FPGAs

Hoplite-DSP Harnessing the Xilinx DSP48 Multiplexers to efficiently support NoCs on FPGAs Chethan Kumar H B and Nachiket Kapre nachiket@ieee.org Hoplite FPL 2015 paper Jan Gray co-author Specs 60 LUTs+100 FFs 2.9ns

737 views • 47 slides
Serial QDR LVDS High-Speed ADCs on Xilinx Series 7 FPGAs Bruno Valinoti, Rodrigo Melo April 10th

Serial QDR LVDS High-Speed ADCs on Xilinx Series 7 FPGAs Bruno Valinoti, Rodrigo Melo April 10th

Serial QDR LVDS High-Speed ADCs on Xilinx Series 7 FPGAs Bruno Valinoti, Rodrigo Melo April 10th to April 12th, 2019, Buenos Aires Outline Introduction ADC board characteristics High Speed ADCs and the evolution next to FPGAs Proposal and

476 views • 29 slides
Fast and Area Efficient Adder for Wide Data in Recent Xilinx FPGAs Petter K allstr om and

Fast and Area Efficient Adder for Wide Data in Recent Xilinx FPGAs Petter K allstr om and

Intro Prop Res Summary Fast and Area Efficient Adder for Wide Data in Recent Xilinx FPGAs Petter K allstr om and Oscar Gustafsson Link oping University Department of Computer Engineering 1 Intro Prop Res Summary Introduction

88 views • 5 slides
Optimal DDR4 System with Data Bus Inversion Hing Yan (Thomas) To, (Xilinx Inc.) Image Changyi Su

Optimal DDR4 System with Data Bus Inversion Hing Yan (Thomas) To, (Xilinx Inc.) Image Changyi Su

TITLE Optimal DDR4 System with Data Bus Inversion Hing Yan (Thomas) To, (Xilinx Inc.) Image Changyi Su (Xilinx Inc.), Juan Wang (Xilinx Inc.) Dmitry Klokotov (Xilinx Inc.), Lizhi Zhu (Xilinx Inc.), John Schmitz (Xilinx Inc.) Penglin Niu

332 views • 32 slides
Programming Modern FPGAs Ivo Bolsens Xilinx MPSOC August, 2006 MPSOC 2006 Outline Modern

Programming Modern FPGAs Ivo Bolsens Xilinx MPSOC August, 2006 MPSOC 2006 Outline Modern

Programming Modern FPGAs Ivo Bolsens Xilinx MPSOC August, 2006 MPSOC 2006 Outline Modern FPGA FPGA programmable platform Programming the FPGA Conclusions MPSOC 2006 slide 2 Modern FPGA 65nm technology, 40-nm gate

1.08k views • 65 slides
Introduction to Xilinx System Generator Part I Evan Everett and Michael Wu ELEC 433 - Spring

Introduction to Xilinx System Generator Part I Evan Everett and Michael Wu ELEC 433 - Spring

Introduction to Xilinx System Generator Part I Evan Everett and Michael Wu ELEC 433 - Spring 2013 Outline Introduction to FPGAs and Xilinx System Generator System Generator basics Fixed point binary numbers Fixed point

509 views • 17 slides
with FP FPGAs: Cas ase Stu tudy on on a a Key-Value Store FPGAs in the Cloud Wider

with FP FPGAs: Cas ase Stu tudy on on a a Key-Value Store FPGAs in the Cloud Wider

Zsolt Istvn * , Gustavo Alonso, Ankit Singla Systems Group, Computer Science Dept., ETH Zrich * Now at IMDEA Software Institute, Madrid Providing Multi-tenant Services with FP FPGAs: Cas ase Stu tudy on on a a Key-Value Store FPGAs in

374 views • 15 slides
TITLE Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis

TITLE Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis

TITLE Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System Hong Ahn, (Xilinx) Image Brian Baek, (Cisco) Ivan Madrigal (Xilinx) Hongtao Zhang (Xilinx), Alan Wong(Xilinx), Geoff

796 views • 41 slides
FPGA Reliability Evaluation Aitzan Sari, Vasileios Vlagkoulis, Mihalis Psarakis Dept. of

FPGA Reliability Evaluation Aitzan Sari, Vasileios Vlagkoulis, Mihalis Psarakis Dept. of

Workshop on Open-Source Design Automation for FPGAs An Open-Source Framework for Xilinx FPGA Reliability Evaluation Aitzan Sari, Vasileios Vlagkoulis, Mihalis Psarakis Dept. of Informatics, University of Piraeus, Greece Motivation FPGAs

414 views • 16 slides
FPGAs milliseconds+ to reconfjgure custom chips ??? (next week) FPGAs ??? GPUs

FPGAs milliseconds+ to reconfjgure custom chips ??? (next week) FPGAs ??? GPUs

FPGAs milliseconds+ to reconfjgure custom chips ??? (next week) FPGAs ??? GPUs vector computations examples: computation second processor specialized for particular the accelerator concept 2 fmexible, slower functional units

423 views • 11 slides
FPGAs 1 To read more This days papers: Brown and Rose, Architecture of FPGAs and

FPGAs 1 To read more This days papers: Brown and Rose, Architecture of FPGAs and

FPGAs 1 To read more This days papers: Brown and Rose, Architecture of FPGAs and CPLDs: A Tutorial. (no review required) Putnam et al, A Reconfjgurable Fabric for Accelerating Large-Scale Datacenter Services 1

821 views • 43 slides
HW/SW Codesign w/ FPGAs The Nature of HW/SW I ECE 522 Hardware Software Codesign with FPGAs

HW/SW Codesign w/ FPGAs The Nature of HW/SW I ECE 522 Hardware Software Codesign with FPGAs

HW/SW Codesign w/ FPGAs The Nature of HW/SW I ECE 522 Hardware Software Codesign with FPGAs Instructor: Prof. Jim Plusquellic Text: A Practical Introduction to Hardware/Software Codesign, 2nd Edition", Patrick Schaumont, Springer,

649 views • 10 slides
FPGAs 1 CMPE691/491: Advanced FPGA Design FPGAs Large array of configurable logic blocks

FPGAs 1 CMPE691/491: Advanced FPGA Design FPGAs Large array of configurable logic blocks

FPGAs 1 CMPE691/491: Advanced FPGA Design FPGAs Large array of configurable logic blocks (CLB) connected via programmable interconnects Features and Specifications of FPGAs Basic Programmable Devices Features and Specifications of FPGAs

1.13k views • 46 slides
Efficient Multi-Ported Memories for FPGAs Eric LaForest Greg Steffan University of Toronto

Efficient Multi-Ported Memories for FPGAs Eric LaForest Greg Steffan University of Toronto

Efficient Multi-Ported Memories for FPGAs Eric LaForest Greg Steffan University of Toronto Computer Engineering Research Group February 22, 2010 Parallelism in FPGAs Larger SoCs on FPGAs Parallel Systems Parallel systems on FPGAs

680 views • 47 slides
A Network of Time Division Multiplexing for FPGAs Rosemary Francis Motivation FPGAs are

A Network of Time Division Multiplexing for FPGAs Rosemary Francis Motivation FPGAs are

A Network of Time Division Multiplexing for FPGAs Rosemary Francis Motivation FPGAs are now home to complex Systems on-Chip Designs require the use of Network-on- Chip FPGA global wiring is simple in comparison with ASIC

2.67k views • 19 slides
FPGAs as Tools and Architectures at ETH Systems FPGAs as Tools and Architectures at ETH Systems

FPGAs as Tools and Architectures at ETH Systems FPGAs as Tools and Architectures at ETH Systems

FPGAs as Tools and Architectures at ETH Systems FPGAs as Tools and Architectures at ETH Systems Real-Time Tracing and Verification The FPGA as a tool . Analysing a multi-Gb trace stream in real time. BRISC Research Architecture

804 views • 43 slides
Gigabit Ethernet Gigabit Ethernet implementation for implementation for FPGAs FPGAs Grzegorz

Gigabit Ethernet Gigabit Ethernet implementation for implementation for FPGAs FPGAs Grzegorz

Gigabit Ethernet Gigabit Ethernet implementation for implementation for FPGAs FPGAs Grzegorz Korcyl - Jagiellonian University, Krakw Grzegorz Korcyl PANDA TDAQ Workshop, Giessen April 2010 Outline Motivation 1. 2. General structure

292 views • 16 slides

More recommend