memory address map
play

Memory Address Map CS RD RAM 0 0 RD WR 1K x 8 WR DB(0..7) 1 - PDF document

Nov 29, 2022 •94 likes •138 views

Memory Address Map CS RD RAM 0 0 RD WR 1K x 8 WR DB(0..7) 1 AB Decoder AB(10..11) 2 CS RAM 1 EN RD 3 CPU WR 1K x 8 AB AB(0..11) CS RAM 2 RD AB(12) 1K x 8 WR AB AB(13..15) CS RAM 3 RD BEGIN END A 12 A 11 A 10

  1. Memory Address Map CS RD RAM 0 0 RD WR 1K x 8 WR DB(0..7) 1 AB Decoder AB(10..11) 2 CS RAM 1 EN RD 3 CPU WR 1K x 8 AB AB(0..11) CS RAM 2 RD AB(12) 1K x 8 WR AB AB(13..15) CS RAM 3 RD BEGIN END A 12 A 11 A 10 AB(0..9) WR 1K x 8 RAM 0 0000H 03FFH 0 0 0 AB RAM 1 0400H 07FFH 0 0 1 RAM 2 0800H 0BFFH 0 1 0 CS ROM RD RAM 3 0C00H 0FFFH 0 1 1 4K x 8 ROM 1000H 1FFFH 1 x x AB AB(0..11) Flaxer Eli - Computer Architecture Ch 7 - 1 Address Map Table BEGIN END A 12 A 11 A 10 RAM 0 0000H 03FFH 0 0 0 RAM 1 0400H 07FFH 0 0 1 RAM 2 0800H 0BFFH 0 1 0 RAM 3 0C00H 0FFFH 0 1 1 ROM 1000H 1FFFH 1 x x Flaxer Eli - Computer Architecture Ch 7 - 2 Associative Memory Organization The A reg compared with Arg Register (A) each word in the memory. Only the words with a tag ‘1’ are Only the bit with ‘1’ in exist in Key Register (K) K reg are compared. memory Match Register Associative n-Bit Data In each Memory matched word there Array & Logic M Tag has ‘1’ in M Read reg. Write m Word n Bit Output Flaxer Eli - Computer Architecture Ch 7 - 3

  2. Example 16-Bit Address CPU Main Memory 64K x 12 Cache Memory 256 x 12 8-Bit Address Mapping Controller Flaxer Eli - Computer Architecture Ch 7 - 4 Direct Mapping No choice is possible for 8 bits 8 bits replacing Tag Index 00H 00 00H Cache Memory 256 x 12 Main Memory FFH 64K x 12 ● If the cache size is 2 K FF FFH and the main memory size is 2 N then: It impossible to map ● Index length = K addresses with the same ● Tag length = N - K index and difference tag. Flaxer Eli - Computer Architecture Ch 7 - 5 Direct Mapping Main Memory Main Memory Cache Cache Cache Address Memory Memory Address (16 Bit) Data 12 Bit Tag Data 0000H 123H 00 00 123H FF 00 234H 00FFH 234H 0100H 345H 00 01 345H 01FFH 456H FF 01 456H 0200H 567H 00 02 567H 02FFH 678H FF 02 678H Flaxer Eli - Computer Architecture Ch 7 - 6

  3. Address Space & Memory Space Auxiliary Memory 00000H Main Memory Program 1 0000H Data 1, 1 Virtual Program 1 Data 1, 2 Address Mapper Program 2 Data 1, 1 Data 2, 1 7FFFH Memory Space M=32K=2 15 FFFFFH Address Space N=1024K=2 20 The address field of the instruction code has a sufficient number of bits to specify all virtual addresses. Flaxer Eli - Computer Architecture Ch 7 - 7 Memory Page Table Page no Line Number 1 0 1 0 1 0 1 0 1 0 0 1 1 Virtual Address Table Main Memory Presence Address Bit 000 0 Block 0 001 11 1 Block 1 010 Block 2 00 1 01 0 1 0 1 0 1 0 0 1 1 011 Block 3 0 Main Memory 100 0 Address Reg 101 01 1 MBR 110 10 1 Main Memory Main Memory = 4K 111 0 Buffer Reg Virtual Memory = 8K Page = 1K 01 1 Flaxer Eli - Computer Architecture Ch 7 - 8 Associative Page Table Page no Line Number 1 0 1 0 1 0 1 0 1 0 0 1 1 Virtual Address Main Memory Arg Reg Block 0 101 00 Block 1 Key Reg Block 2 111 00 01 0 1 0 1 0 1 0 0 1 1 Block 3 Main Memory 001 11 Address Reg 010 00 MBR Associative 101 01 Memory 110 10 Main Memory = 4K Virtual Memory = 8K 101 01 Page = 1K Flaxer Eli - Computer Architecture Ch 7 - 9

Recommend

UMBC M A L F T U M B C I O M Y O T R 1 (April 10, 2000 12:36 pm) I E S R C

UMBC M A L F T U M B C I O M Y O T R 1 (April 10, 2000 12:36 pm) I E S R C

Systems Programming 8086/88 Memory Interface II CMPE 310 Memory Address Decoding The processor can usually address a memory space that is much larger than the memory space covered by an individual memory chip. In order to splice a memory device

713 views • 21 slides
Data, memory, pointer Pointers and arrays 1-1 Data, memory memory address: every byte

Data, memory, pointer Pointers and arrays 1-1 Data, memory memory address: every byte

Data, memory, pointer Pointers and arrays 1-1 Data, memory memory address: every byte is identified by a numeric address in the memory. once a variable is defined , one cannot predict its memory address, entirely determined by

976 views • 70 slides
P Starting at address 0, going to address MAX prog 0 But where do addresses come from? MOV

P Starting at address 0, going to address MAX prog 0 But where do addresses come from? MOV

Memory Management Basics 1 Basic Memory Management Concepts Address spaces MAX sys Physical address space The address space supported by the hardware Starting at address 0, going to address MAX sys MAX prog Logical/virtual address space

448 views • 22 slides
Memory Systems Design & Programming CMPE 310 Memory Address Decoding The processor can

Memory Systems Design & Programming CMPE 310 Memory Address Decoding The processor can

Memory Systems Design & Programming CMPE 310 Memory Address Decoding The processor can usually address a memory space that is much larger than the memory space covered by an individual memory chip. In order to splice a memory device into

363 views • 21 slides
Memory Management Memory Management 5A. Memory Management and Address Spaces 1. allocate/assign

Memory Management Memory Management 5A. Memory Management and Address Spaces 1. allocate/assign

4/14/2018 Memory Management Memory Management 5A. Memory Management and Address Spaces 1. allocate/assign physical memory to processes 5B. Memory Allocation explicit requests: malloc (sbrk) implicit: program loading, stack extension

555 views • 9 slides
Memory Management Memory Management 5A. Memory Management and Address Spaces 1. allocate/assign

Memory Management Memory Management 5A. Memory Management and Address Spaces 1. allocate/assign

4/12/2017 Memory Management Memory Management 5A. Memory Management and Address Spaces 1. allocate/assign physical memory to processes 5B. Simple Memory Allocation explicit requests: malloc (sbrk) implicit: program loading, stack

205 views • 8 slides
Virtual Memory Logical address space can therefore be much larger than physical address

Virtual Memory Logical address space can therefore be much larger than physical address

CSC 4103 - Operating Systems Background Spring 2007 Virtual memory separation of user logical memory from physical memory. Only part of the program needs to be in memory for Lecture - XIII execution. Virtual Memory Logical

309 views • 7 slides
Virtual Memory Separate the concept of: address space (name) from physical memory address

Virtual Memory Separate the concept of: address space (name) from physical memory address

Virtual Memory Separate the concept of: address space (name) from physical memory address (location) Most common example today: wireless (cell) phones Phone number is your id or name Location varies as you move Maintain a Map between name

208 views • 20 slides
Memory Management Address binding Linking, loading Logical vs. physical address

Memory Management Address binding Linking, loading Logical vs. physical address

CPSC 410 / 611 : Operating Systems Memory Management Address binding Linking, loading Logical vs. physical address space Memory partitioning Paging Segmentation Reading: Silberschatz, Chapter 8 Memory

469 views • 12 slides
MIPS Memory lecture 16 virtual address physical address

MIPS Memory lecture 16 virtual address physical address

MIPS Memory lecture 16 virtual address physical address virtual vs. physical memory 514 - 398 - 3740 - types of physical memory - paging Wed. March 9, 2016 next three lectures cell tower

460 views • 3 slides
UMBC A B M A L T F O U M B C I M Y O R T 1 (Feb 2, 2002) I E S R C E O

UMBC A B M A L T F O U M B C I M Y O R T 1 (Feb 2, 2002) I E S R C E O

Systems Design & Programming Micro. Arch. III CMPE 310 Memory Addressing Memory Paging: Available in the 80386 and up. Allows a linear address ( virtual address ) of a program to be located in any por- tion of physical memory. The paging

378 views • 5 slides
1 Today VM as a Tool for Caching Address spaces Conceptually, virtual memory is an array

1 Today VM as a Tool for Caching Address spaces Conceptually, virtual memory is an array

Today Address spaces VM as a tool for caching Virtual Memory: Concepts VM as a tool for memory management VM as a tool for memory protection CSci 2021: Machine Architecture and Organization Address translation April 17th, 2020

372 views • 7 slides
Memory Management Address binding Linking, loading Logical vs. physical address

Memory Management Address binding Linking, loading Logical vs. physical address

CPSC 410/611 : Operating Systems Memory Management Address binding Linking, loading Logical vs. physical address space Fragmentation Paging Segmentation Reading: Silberschatz (8 th ed.), Chapter 8 Memory

161 views • 14 slides
1 Store Buffer Design Example Memory Dependence Any load instruction receives the memory Store

1 Store Buffer Design Example Memory Dependence Any load instruction receives the memory Store

Register and Memory Dependences Store: SW Rt, A(Rs) LW Rt, A(Rs) 1. 1. Calculate effective Calculate effective Lecture 10: Memory Dependence memory address memory address Detection and Speculation dependent on Rs dependent on Rs

479 views • 3 slides
Variable and Address Variable = Storage in computer Memory memory 0 70 char 1 31

Variable and Address Variable = Storage in computer Memory memory 0 70 char 1 31

2/25/14 Variable and Address Variable = Storage in computer Memory memory 0 70 char 1 31 Pointers o Contains some value 2 4 int 3 6 o Must reside at a specific location 4 30 called address 5 1 6 10 o Basic unit byte

628 views • 3 slides
A Few Problems with Physical Addressing Main memory 0: 1: Physical address 2: Virtual Memory

A Few Problems with Physical Addressing Main memory 0: 1: Physical address 2: Virtual Memory

A Few Problems with Physical Addressing Main memory 0: 1: Physical address 2: Virtual Memory 3: (PA) CPU 4: 4 5: Process Abstraction, Part 2: Private Address Space 6: 7: 8: ... M-1: Motivation : why not direct physical memory

376 views • 6 slides
Read Only Memory ROM A read only memory have address inputs and data outputs With m

Read Only Memory ROM A read only memory have address inputs and data outputs With m

Read Only Memory ROM A read only memory have address inputs and data outputs With m address lines you can 2 m x n access the 2 m different ROM A m-1 memory addresses D n-1 A m-2 At each address, there is one D n-2 data word with n

630 views • 36 slides
Memory: Hardware and Allocation Summer 2011 Cornell University 1 Today How the memory is

Memory: Hardware and Allocation Summer 2011 Cornell University 1 Today How the memory is

CS 4410 Operating Systems Memory: Hardware and Allocation Summer 2011 Cornell University 1 Today How the memory is shared among the ready processes? Memory Address protection Logical vs Physical Address Contiguous memory

321 views • 17 slides
Main Memory Management External and Internal Fragmentation Address Binding HW

Main Memory Management External and Internal Fragmentation Address Binding HW

CSE 421/521 - Operating Systems Roadmap Fall 2012 Main Memory Management Lecture - XII Fixed and Dynamic Memory Allocation Main Memory Management External and Internal Fragmentation Address Binding HW Address Protection

434 views • 6 slides
Last class: Virtual Memory Today: Virtual Memory Uses Efficient Use of Physical

Last class: Virtual Memory Today: Virtual Memory Uses Efficient Use of Physical

Last class: Virtual Memory Today: Virtual Memory Uses Efficient Use of Physical Memory Through virtual memory N 2 32 -sized address spaces All isolated by default Uses for memory Make a new process Address

516 views • 22 slides
Virtual Memory Goals to allow virtual address spaces that are larger than the physical

Virtual Memory Goals to allow virtual address spaces that are larger than the physical

E Virtual Memory Virtual Memory Goals to allow virtual address spaces that are larger than the physical address space (= available main memory); to allow more processes to run in parallel. Methods allow pages (or segments) from a

430 views • 30 slides
Operating Systems Virtual Memory Lecture 11 Michael OBoyle 1 Paged virtual memory Allows a

Operating Systems Virtual Memory Lecture 11 Michael OBoyle 1 Paged virtual memory Allows a

Operating Systems Virtual Memory Lecture 11 Michael OBoyle 1 Paged virtual memory Allows a larger logical address space than physical memory All pages of address space do not need to be in memory the full (used) address space on disk

919 views • 29 slides
Virtual Memory 1 Virtual Memory Main memory is cache for secondary storage

Virtual Memory 1 Virtual Memory Main memory is cache for secondary storage

Virtual Memory 1 Virtual Memory Main memory is cache for secondary storage Secondary storage (disk) holds the complete virtual address space Only a portion of the virtual address space lives in the physical address

558 views • 16 slides
Virtual Memory and Address Translation Virtual Memory and Address Translation Review: the Program

Virtual Memory and Address Translation Virtual Memory and Address Translation Review: the Program

Virtual Memory and Address Translation Virtual Memory and Address Translation Review: the Program and the Process VAS Review: the Program and the Process VAS BSS Process text segment Block Started by Symbol (uninitialized global data)

631 views • 29 slides

More recommend