kvm on mips
play

KVM on MIPS KVM Forum 14 th October 2014 James Hogan - PowerPoint PPT Presentation

Jul 24, 2023 •330 likes •530 views

KVM on MIPS KVM Forum 14 th October 2014 James Hogan james.hogan@imgtec.com Overview Trap & Emulate Virtual Address Space Trap & Replace MIPS VZ TLB Management TLB Critical Sections Future work KVM on MIPS -

  1. KVM on MIPS KVM Forum 14 th October 2014 James Hogan james.hogan@imgtec.com

  2. Overview ● Trap & Emulate – Virtual Address Space – Trap & Replace ● MIPS VZ – TLB Management – TLB Critical Sections ● Future work KVM on MIPS - KVM Forum 2 14th October 2014

  3. Trap & Emulate (T&E) ● Run guest OS in user mode ● Existing hardware (no VZ, EVA, KScratch registers, etc) ● MIPS instruction set well suited – Sensitive instructions not exposed to user mode – Coprocessor 0 (privileged) instructions cause traps – Emulated by KVM ● Modified guest kernel ● By Kyma Systems, for MIPS Technologies ● Upstream in QEMU v2.1 [1] , Linux v3.10 [2] KVM on MIPS - KVM Forum 3 14th October 2014

  4. Traditional MIPS32 Virtual Address Space KVM on MIPS - KVM Forum 4 14th October 2014

  5. T&E Guest Mode Virtual Address Space KVM on MIPS - KVM Forum 5 14th October 2014

  6. Trap & Replace ● Replace trapping guest instruction ● mfc0/mtc0 (read/write control registers) – Many CP0 registers RO/RW, no immediate side effects – Replace with load/store – Map page at 0x00000000 while in guest kernel – Hard wired zero register for base mtc0 rt , reg → sw rt ,( reg *4)(zero) mfc0 rt , reg → lw rt ,( reg *4)(zero) KVM on MIPS - KVM Forum 6 14th October 2014

  7. MIPS VZ ● MIPS r5 architecture extension for hardware assisted virtualization – Guest CP0 state, guest mode – Minimum of traps to hypervisor – Virtualized guest physical memory – Runs unmodified guest OS ● VZ hardware (MIPS, Cavium, Broadcom) ● KVM ports – Sanjay Lal (Kyma) posted May 2013 [3] – David Daney (Cavium) posted June 2013 [4] KVM on MIPS - KVM Forum 7 14th October 2014

  8. Normal TLB Management KVM on MIPS - KVM Forum 8 14th October 2014

  9. T&E TLB Management KVM on MIPS - KVM Forum 9 14th October 2014

  10. VZ TLB Management KVM on MIPS - KVM Forum 10 14th October 2014

  11. VZ War Story: Shrinking Pages ● Multiple guests soaking with crashme ● One guest eventually locks up – Guest page size ( CP0_PageMask ) reset to 4KB – Infinitely writes 4KB instead of 16KB page mapping ● Guest mode change: check CP0_PageMask ● PDTrace: capture control flow around change KVM on MIPS - KVM Forum 11 14th October 2014

  12. PDTrace Analysis Guest 1 lw a1, 0x14(t0) TLB mapping invalid: Guest TLB Invalid Exception mtc0 at, CP0_KScratch0 Guest 1 Register State … Register Value t0 0x 0123C 000 CP0_BadVAddr 0x0123C014 CP0_PageMask 0x0FFF9000 (16K) Guest TLB Entries Index GuestID GVA GPA0 GPA1 34 1 0x 01238 xxx 0x08228xxx invalid KVM on MIPS - KVM Forum 12 14th October 2014

  13. PDTrace Analysis Guest 1 Guest 2 Pre-emption: lw a1, 0x14(t0) … Guest 2 runs tlbwr … mtc0 at, CP0_KScratch0 TLB Write Random: … Replaces Guest 1's TLB Entry Guest TLB Entries Index GuestID GVA GPA0 GPA1 34 2 0x3FF80xxx 0x12BC8xxx 0x13BF0xxx KVM on MIPS - KVM Forum 13 14th October 2014

  14. Pre-emption: PDTrace Analysis Guest 1 runs again Guest 2 Guest 1 … srl k0, k0, 12 tlbwr … … tlbp TLB Probe: … No matching Guest 1 Register State TLB entry Register Value CP0_BadVAddr 0x0123C014 CP0_Index 0xFFFFFFFF CP0_PageMask 0x0FFF9000 (16K) Guest TLB Entries Index GuestID GVA GPA0 GPA1 34 2 0x 3FF80 xxx 0x12BC8xxx 0x13BF0xxx KVM on MIPS - KVM Forum 14 14th October 2014

  15. PDTrace Analysis Guest 2 Guest 1 … TLB Probe result srl k0, k0, 12 tlbwr ( CP0_Index ) … … not checked tlbp andi at, k0, 0x1 Guest 1 Register State beqz at, 0x803604a4 andi at, k0, 0x80 Register Value beqz at, 0x8036046c CP0_BadVAddr 0x0123C014 nop CP0_Index 0xFFFFFFFF tlbr CP0_PageMask 0x00000000 (4K) Guest TLB Entries TLB Read: Index GuestID GVA GPA0 GPA1 TLB registers reset 34 2 0x3FF80xxx 0x12BC8xxx 0x13BF0xxx to invalid KVM on MIPS - KVM Forum 15 14th October 2014

  16. TLB Critical Sections ● Context switch must preserve critical TLB entry – Detect based on exception level, exception cause – Preserve TLB entry matching CP0_BadVAddr ● Trap & Emulate – Guest TLB stored in memory, not as volatile – Still affects savevm/loadvm/migration ● Harder to hit KVM on MIPS - KVM Forum 16 14th October 2014

  17. TLB Critical Sections ● Code assuming TLB entry exists/preserved – TLB Invalid exception (valid bit clear) – TLB Modified exception (write disallowed) – TLB Read/Execute Inhibit exception (read/execute disallowed) – Potentially anywhere CP0_Index points to valid entry (interrupts disabled) ● Between TLB probe ( tlbp ) and TLB read ( tlbr ) KVM on MIPS - KVM Forum 17 14th October 2014

  18. Future Work ● General ● VZ – Expose FPU, MSA etc – Unify implementations to guest – Upstream – SMP – Device assignment ● Trap & Emulate ● IOMMU ● MIPS GIC & IRQ pass – Further optimisation & through fixes KVM on MIPS - KVM Forum 18 14th October 2014

  19. References Qemu: ● 1. [v5] “Qemu: KVM Support for MIPS32 Processors” https://lists.gnu.org/archive/html/qemu-devel/2014-06/msg04074.html KVM: ● 2. [v2] “KVM for MIPS32 Processors” http://www.linux-mips.org/archives/linux-mips/2012-11/threads.html#00240 3. Kyma: “KVM/MIPS32: Support for the new Virtualization ASE (VZ-ASE)” http://www.linux-mips.org/archives/linux-mips/2013-05/threads.html#00144 4. Cavium: “KVM/MIPS: Implement hardware virtualization via the MIPS-VZ extensions.” http://www.linux-mips.org/archives/linux-mips/2013-06/threads.html#00132 KVM on MIPS - KVM Forum 19 14th October 2014

Recommend

1 Well, plenty of registers But where should X, Y and SUM go? MIPS Memory (2 32 -1)

1 Well, plenty of registers But where should X, Y and SUM go? MIPS Memory (2 32 -1)

Behold the MIPS machine MIPS Memory The assembly language level (2 32 -1) . . . MIPS private regs PC (A+24) Introduction to MIPS IR (A+20) MIPS user regs (A+16) 0 0 0 0 $zero (A+12) $v0 (A+8)

447 views • 6 slides
1 Recall MIPS word size In hex 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12

1 Recall MIPS word size In hex 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12

Stored program computer MIPS Memory Forms of Address (2 32 -1) . . . MIPS private regs PC (A+24) MIPS machine code and addressing IR (A+20) modes MIPS user regs (A+16) 0 0 0 0 $zero (A+12) $v0

354 views • 7 slides
MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the

MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the

MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the Harris/Weste book Drawn from Patterson & Hennessy MIPS is a 32-bit architecture with 32 registers Based on the MIPS-like processor from

339 views • 6 slides
MIPS Q2 2018 16 August, 2018 1 MIPS in brief 60 45 60 28 active MIPS is a market leader

MIPS Q2 2018 16 August, 2018 1 MIPS in brief 60 45 60 28 active MIPS is a market leader

MIPS Q2 2018 16 August, 2018 1 MIPS in brief 60 45 60 28 active MIPS is a market leader in helmet solutions protecting the brain 15 brands 2 8 8 4 against rotational motion 2011 2012 2013 2014 2015 2016 2017 Patented

753 views • 12 slides
MIPS ISA and MIPS Assembly CS301 Prof. Szajda Administrative HW #2 due Wednesday (9/11) at

MIPS ISA and MIPS Assembly CS301 Prof. Szajda Administrative HW #2 due Wednesday (9/11) at

MIPS ISA and MIPS Assembly CS301 Prof. Szajda Administrative HW #2 due Wednesday (9/11) at 5pm Lab #2 due Friday (9/13) 1:30pm Read Appendix B5, B6, B.9 and Chapter 2.5-2.9 (if you have not already done so!) MIPS ISA MIPS ISA

352 views • 24 slides
EE 109 Unit 10 MIPS Instruction Set MIPS INSTRUCTION OVERVIEW 10.3 10.4 Instruction Set

EE 109 Unit 10 MIPS Instruction Set MIPS INSTRUCTION OVERVIEW 10.3 10.4 Instruction Set

10.1 10.2 EE 109 Unit 10 MIPS Instruction Set MIPS INSTRUCTION OVERVIEW 10.3 10.4 Instruction Set Architecture (ISA) MIPS Processor and Bus Interface The MIPS processor can execute software instructions that will Defines the

225 views • 18 slides
Based on MIPS In fact, its based on the multi-cycle MIPS from Patterson and Hennessy

Based on MIPS In fact, its based on the multi-cycle MIPS from Patterson and Hennessy

Mini-MIPS From Weste/Harris CMOS VLSI Design Based on MIPS In fact, its based on the multi-cycle MIPS from Patterson and Hennessy Your CS/EE 3810 book... 8-bit version 8-bit data and address 32-bit instruction format 8

614 views • 27 slides
Exceptions, MIPS-Style Reminder: MIPS CPU deals with exceptions. Interrupts are

Exceptions, MIPS-Style Reminder: MIPS CPU deals with exceptions. Interrupts are

CPSC-410/611 Operating Systems Exceptions, MIPS-Style Reminder: MIPS CPU deals with exceptions. Interrupts are just a special case of exceptions. The MIPS Architecture has no interrupt-vector table! All exceptions trigger

574 views • 7 slides
The MIPS instruction set architecture The MIPS has a 32 bit architecture, with 32 bit

The MIPS instruction set architecture The MIPS has a 32 bit architecture, with 32 bit

The MIPS instruction set architecture The MIPS has a 32 bit architecture, with 32 bit instructions, a 32 bit data word, and 32 bit addresses. It has 32 addressable internal registers requiring a 5 bit register ad- dress. Register 0 always has

940 views • 72 slides
lecture 11 MIPS registers already mentioned new today MIPS assembly language 4 - functions

lecture 11 MIPS registers already mentioned new today MIPS assembly language 4 - functions

lecture 11 MIPS registers already mentioned new today MIPS assembly language 4 - functions - MIPS stack February 15, 2016 main stores temporary registers before calling myfunction. Stack pointer (Here we assume variables m and n use

164 views • 4 slides
MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system

MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system

MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system calls Registers SPIM assembler directive Addressing modes Illustrative examples MIPS instruction set Procedures

290 views • 17 slides
MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system

MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system

MIPS Assembly Language Chapter 15 S. Dandamudi Outline MIPS architecture SPIM system calls Registers SPIM assembler directive Addressing modes Illustrative examples MIPS instruction set Procedures

822 views • 33 slides
MIPS Architecture Example: subset of MIPS processor architecture Drawn from Patterson

MIPS Architecture Example: subset of MIPS processor architecture Drawn from Patterson

An Example: MIPS From the Harris/Weste book Based on the MIPS-like processor from the Hennessy/Patterson book MIPS Architecture Example: subset of MIPS processor architecture Drawn from Patterson & Hennessy MIPS is a 32-bit

356 views • 16 slides
MIPS Architecture w Example: subset of MIPS processor architecture n Drawn from Patterson

MIPS Architecture w Example: subset of MIPS processor architecture n Drawn from Patterson

An Example: MIPS From the Harris/Weste book Based on the MIPS-like processor from the Hennessy/Patterson book MIPS Architecture w Example: subset of MIPS processor architecture n Drawn from Patterson & Hennessy w MIPS is a 32-bit

409 views • 20 slides
Introduction to the MIPS Architecture January 1416, 2013 1 / 24 Unofficial textbook MIPS

Introduction to the MIPS Architecture January 1416, 2013 1 / 24 Unofficial textbook MIPS

Introduction to the MIPS Architecture January 1416, 2013 1 / 24 Unofficial textbook MIPS Assembly Language Programming by Robert Britton A beta version of this book (2003) is available free online 2 / 24 Exercise 1 clarification This is a

609 views • 24 slides
Lecture 2: Performance, MIPS ISA Todays topics: Performance equations MIPS

Lecture 2: Performance, MIPS ISA Todays topics: Performance equations MIPS

Lecture 2: Performance, MIPS ISA Todays topics: Performance equations MIPS instructions Reminder: canvas and class webpage: http://www.cs.utah.edu/~rajeev/cs3810/ Reminder: sign up for the mailing list csece3810 See

228 views • 22 slides
MACRA MIPS and CME Working Group 3/17/16 MACRA, MIPS and CME Enacted in April 2015

MACRA MIPS and CME Working Group 3/17/16 MACRA, MIPS and CME Enacted in April 2015

MACRA MIPS and CME Working Group 3/17/16 MACRA, MIPS and CME Enacted in April 2015 Eliminates SGR; Requires EHR interoperability by 2018 Creates Two New Payment Paths for Medicare Eligible Provider Reimbursement Path 1:

1.01k views • 27 slides
Instruction Encoding Mini-MIPS From Weste/Harris CMOS VLSI Design CS/EE 3710 Based on MIPS

Instruction Encoding Mini-MIPS From Weste/Harris CMOS VLSI Design CS/EE 3710 Based on MIPS

Instruction Encoding Mini-MIPS From Weste/Harris CMOS VLSI Design CS/EE 3710 Based on MIPS Fibonacci C-Code In fact, its based on the multi-cycle MIPS from Patterson and Hennessy Your CS/EE 3810 book... 8-bit version 8-bit

102 views • 9 slides
MIPS presentation of the interim report for the third quarter 2019 8 November 2019 KEY

MIPS presentation of the interim report for the third quarter 2019 8 November 2019 KEY

MIPS presentation of the interim report for the third quarter 2019 8 November 2019 KEY HIGHLIGHTS Increasing interest in MIPS across all geographies and categories. New German customers implementing MIPS technology, important for

309 views • 13 slides
Lecture 3: MIPS Instruction Set Todays topic: More MIPS instructions Procedure

Lecture 3: MIPS Instruction Set Todays topic: More MIPS instructions Procedure

Lecture 3: MIPS Instruction Set Todays topic: More MIPS instructions Procedure call/return Reminder: Assignment 1 is on the class web-page (due 9/7) 1 Memory Operands Values must be fetched from memory before (add and

592 views • 24 slides
Lecture 2: MIPS Instruction Set Todays topic: MIPS instructions Reminder: sign up

Lecture 2: MIPS Instruction Set Todays topic: MIPS instructions Reminder: sign up

Lecture 2: MIPS Instruction Set Todays topic: MIPS instructions Reminder: sign up for the mailing list cs3810 Reminder: set up your CADE accounts (EMCB 224) 1 Recap Knowledge of hardware improves software quality:

417 views • 24 slides
CS 6354: Homework 1 Post-Mortem / MIPS R10000 MIPS R10000: Stages 2 both dont store values

CS 6354: Homework 1 Post-Mortem / MIPS R10000 MIPS R10000: Stages 2 both dont store values

CS 6354: Homework 1 Post-Mortem / MIPS R10000 MIPS R10000: Stages 2 both dont store values actually in register fjle MIPS R10000: Weird names 1 Kanter, Intels Haswell CPU Microarchitecture Supplementary readings: Homework 1

309 views • 7 slides
Lecture 3: MIPS Instruction Set Todays topic: Wrap-up of performance equations MIPS

Lecture 3: MIPS Instruction Set Todays topic: Wrap-up of performance equations MIPS

Lecture 3: MIPS Instruction Set Todays topic: Wrap-up of performance equations MIPS instructions HW1 is due on Thursday TA office hours posted 1 A Primer on Clocks and Cycles 2 Performance Equation - I CPU execution

1.16k views • 26 slides
MIPS Architecture 32-bit processor, MIPS instruction size: 32 bits. Registers: 1. 32

MIPS Architecture 32-bit processor, MIPS instruction size: 32 bits. Registers: 1. 32

MIPS Architecture 32-bit processor, MIPS instruction size: 32 bits. Registers: 1. 32 registers, notation $0, $1, $31 $ 0: always 0. $ 31: return address. $ 1, $ 26, $ 27, $ 28, $ 29 used by OS and assembler. 2. Stack pointer ($sp or

410 views • 14 slides

More recommend