in memory computing at scale look beyond physical dram
play

IN-MEMORY COMPUTING AT SCALE? LOOK BEYOND PHYSICAL DRAM! Iacovos G. - PowerPoint PPT Presentation

Jan 24, 2024 •317 likes •445 views

IN-MEMORY COMPUTING AT SCALE? LOOK BEYOND PHYSICAL DRAM! Iacovos G. Kolokasis , Anastasios Papagiannis, Polyvios Pratikakis, and Angelos Bilas October 25, 2019 Institute of Computer Science (ICS) Foundation of Research and T echnology

  1. IN-MEMORY COMPUTING AT SCALE? LOOK BEYOND PHYSICAL DRAM! Iacovos G. Kolokasis , Anastasios Papagiannis, Polyvios Pratikakis, and Angelos Bilas October 25, 2019 Institute of Computer Science (ICS) Foundation of Research and T echnology – Hellas (FORTH) & Computer Science Department, University of Crete

  2. ANNUAL SIZE OF THE DRAM SCALING GLOBAL DATASPHERE TREND 10000 200 MEGABITS/CHIP S S R R A ZETABYTES A 1000 E E 2X/3 YEARS 2X/3 YEARS Y Y 100 5 5 100 . . 1 1 / / X X 10 2 2 0 0 3 6 9 2 5 1 1 1 1 1 2 2 0 0 0 0 0 0 1985 1995 2005 2015 2 2 2 2 2 2 YEAR YEAR Data is growing faster while DRAM scaling is getting diffjcult 1

  3. ANNUAL SIZE OF THE NAND FLASH GLOBAL DATASPHERE SCALING TREND 200 4 DENSITY (TB) ZETABYTES 2 100 0 7 9 1 4 7 0 3 0 1 1 2 2 2 3 3 0 0 0 0 0 0 0 0 3 6 9 2 5 2 2 2 2 2 2 2 1 1 1 1 2 2 0 0 0 0 0 0 2 2 2 2 2 2 YEAR YEAR NAND Flash capacity is continuous scaling 2

  4. DATA-INTENSIVE APPLICATIONS DNA/PROTEIN DNA/PROTEIN VIRTUAL IMAGE VIRTUAL IMAGE SYNTHESIS SYNTHESIS REALITY ANALYSIS REALITY ANALYSIS IN-MEMORY FRAMEWORKS IN-MEMORY FRAMEWORKS More demand for memory More demand for memory 3

  5. APACHE SPARK IN-MEMORY COMPUTING RDD Operation 1 RDD RDD . . . RDD Operation n RDD RDD RDD RDD Operation 1 Operation n DISK RAM RAM DISK 4

  6. INTRODUCTION TO SPARK IN-MEMORY COMPUTING MEMORY_AND_DISK MEMORY_ONL Y SERIALIZE RDD RDD RDD RDD partition partition DISK MEMORY MEMORY MEMORY 5

  7. LET’S EXPLOIT THE CAPACITY OF STORAGE DEVICES JVM-based Analytics Frameworks Serialization / Memory-Mapped fjle I/O Deserialization We explore both approaches 6

  8. SERIALIZATION / DESERIALIZATION (LIMITATIONS) • Out-of-memory Errors due to small size of heaps. • Large computing results are generated during processing a record • Serialization / Deserialization afgects CPU performance • GC overhead to reclaim long-lived accumulated objects • Iterative applications 7

  9. ON-GOING WORK Non- DRAM JVM Device Heap Other Heap Heap fmap DRAM Storage Device 8

  10. ON-GOING WORK • Data placement policy inside JVM to manipulate Objects • Short-Lived data objects on DRAM Heap • Long-Lived data objects on Storage Device Heap • Add extra Storage Level in Apache Spark to support caching RDDs on Storage Heap • Thorough evaluation on SSDs, NVMe, Optane devices 9

  11. CONTACT INFORMATION Iacovos G. Kolokasis MSc Student, Computer Science Department, University of Crete kolokasis@ics.forth.gr Institute of Computer Science (ICS) Foundation for Research and Technology Hellas (FORTH) www.ics.forth.gr 10

Recommend

DRAM Dynamic Random Access Memory (DRAM) Storage Charge on a capacitor Decays

DRAM Dynamic Random Access Memory (DRAM) Storage Charge on a capacitor Decays

DRAM Dynamic Random Access Memory (DRAM) Storage Charge on a capacitor Decays over time (us-scale) This is the dyanamic part. About 6F 2 : 20x better than SRAM Reading Precharge Assert word line

721 views • 32 slides
DRAM 1 Dynamic Random Access Memory (DRAM) Storage Charge on a capacitor Decays

DRAM 1 Dynamic Random Access Memory (DRAM) Storage Charge on a capacitor Decays

DRAM 1 Dynamic Random Access Memory (DRAM) Storage Charge on a capacitor Decays over time (us-scale) This is the dyanamic part. About 6F 2 : 20x better than SRAM Reading Precharge Assert word line

550 views • 31 slides
Module 6.1 Memory Access Performance DRAM Bandwidth Objective To learn that memory

Module 6.1 Memory Access Performance DRAM Bandwidth Objective To learn that memory

GPU Teaching Kit Accelerated Computing Module 6.1 Memory Access Performance DRAM Bandwidth Objective To learn that memory bandwidth is a first-order performance factor in a massively parallel processor DRAM bursts, banks, and

464 views • 12 slides
Large Scale DRAM Model DRAM Engineers DRAM Engineers Team: Abdulrahman Alqahtani,

Large Scale DRAM Model DRAM Engineers DRAM Engineers Team: Abdulrahman Alqahtani,

Large Scale DRAM Model DRAM Engineers DRAM Engineers Team: Abdulrahman Alqahtani, Demetria Shepherd, Colby Weber, Jinming Yang, Zeyu Zhang Client: Daniel Eichenberger, Microns Test Engineer/Recruiter Capstone Mentor: Ashwija

306 views • 8 slides
UMBC A B M A L T F O U M B C I M Y O R T 1 (12/8/04) I E S R C E O V U

UMBC A B M A L T F O U M B C I M Y O R T 1 (12/8/04) I E S R C E O V U

Advanced VLSI Design Memory CMPE 640 Memory Can be categorized into: Read Write Memory (RWM) Random Access Memory (RAM): static SRAM (faster) verses dynamic DRAM (smaller) structures possible. Access time independent of physical

381 views • 21 slides
Virtual Memory Lecture 25 CS301 DRAM as cache What about programs larger than DRAM?

Virtual Memory Lecture 25 CS301 DRAM as cache What about programs larger than DRAM?

Virtual Memory Lecture 25 CS301 DRAM as cache What about programs larger than DRAM? When we run multiple programs, all must fit in DRAM! Add another larger, slower level to the memory hierarchy - use part of the hard drive.

834 views • 61 slides
COMP 590-154: Computer Architecture Memory / DRAM SRAM vs. DRAM SRAM = Static RAM As

COMP 590-154: Computer Architecture Memory / DRAM SRAM vs. DRAM SRAM = Static RAM As

COMP 590-154: Computer Architecture Memory / DRAM SRAM vs. DRAM SRAM = Static RAM As long as power is present, data is retained DRAM = Dynamic RAM If you dont do anything, you lose the data SRAM: 6T per bit built with

1.41k views • 38 slides
Memory Hierarchy Instructor: Jun Yang 1 11/19/2009 Motivation Processor-DRAM Memory Gap

Memory Hierarchy Instructor: Jun Yang 1 11/19/2009 Motivation Processor-DRAM Memory Gap

Memory Hierarchy Instructor: Jun Yang 1 11/19/2009 Motivation Processor-DRAM Memory Gap (latency) Proc 1000 CPU 60%/yr. Moores Law (2X/1.5yr) Performance 100 Processor-Memory Performance Gap: (grows 50% / year) 10 DRAM

862 views • 36 slides
Chapter 5 Internal Memory Contents Semiconductor main memory Organization DRAM and

Chapter 5 Internal Memory Contents Semiconductor main memory Organization DRAM and

Chapter 5 Internal Memory Contents Semiconductor main memory Organization DRAM and SRAM Types of ROM Chip logic Chip packaging Module organization Error correction Advanced DRAM organization Synchronous

304 views • 27 slides
Emerging Non Volatile Memory Resistive Memory Technologies Key concept: replace DRAM cell

Emerging Non Volatile Memory Resistive Memory Technologies Key concept: replace DRAM cell

Emerging Non Volatile Memory Resistive Memory Technologies Key concept: replace DRAM cell capacitor with a programmable resistor 1T-1C DRAM 1T-1R STT-MRAM, PCM, RRAM Charge based sensing Resistance based sensing

666 views • 19 slides
Introduction Modern DRAM Memory Architectures Sam Miller Memory subsystem is a bottleneck

Introduction Modern DRAM Memory Architectures Sam Miller Memory subsystem is a bottleneck

Introduction Modern DRAM Memory Architectures Sam Miller Memory subsystem is a bottleneck Tam Chantem Memory stall time will become dominant Jon Lucas New architectures & accessing techniques proposed to combat these issues

422 views • 4 slides
DRAM CONTROLLER Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah

DRAM CONTROLLER Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah

DRAM CONTROLLER Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture Overview Announcement Homework 5 submission deadline: Apr. 10 th This lecture DRAM control DRAM

137 views • 11 slides
Main Memory & DRAM Nima Honarmand Spring 2018 :: CSE 502 Main Memory Big Picture 1)

Main Memory & DRAM Nima Honarmand Spring 2018 :: CSE 502 Main Memory Big Picture 1)

Spring 2018 :: CSE 502 Main Memory & DRAM Nima Honarmand Spring 2018 :: CSE 502 Main Memory Big Picture 1) Last-level cache sends its memory requests to a Memory Controller Over a system bus of other types of interconnect 2)

963 views • 41 slides
Who Cares About the Impact on Performance Memory Hierarchy? Suppose a processor executes at

Who Cares About the Impact on Performance Memory Hierarchy? Suppose a processor executes at

8/20/08 Technology Trends Computer System Architecture Capacity Speed (latency) Logic: 2x in 3 years 2x in 3 years DRAM: 4x in 3 years 2x in 10 years Memory Part I Disk: 4x in 3 years 2x in 10 years DRAM Chalermek

290 views • 5 slides
DRAM CONTROLLER Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah

DRAM CONTROLLER Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah

DRAM CONTROLLER Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture Overview Announcement Homework 4 will be released on Nov. 28 th This lecture DRAM control DRAM

654 views • 34 slides
Modern DRAM Memory Systems Brian T. Davis MTU Interview Seminar Advanced Computer Architecture

Modern DRAM Memory Systems Brian T. Davis MTU Interview Seminar Advanced Computer Architecture

Modern DRAM Memory Systems Brian T. Davis MTU Interview Seminar Advanced Computer Architecture Laboratory University of Michigan April 24, 2000 page 1 Brian T. Davis Introduction Memory system Research objective DRAM

526 views • 38 slides
Analyzing the Performance Benefit of Near-Memory Acceleration based on Commodity DRAM Devices

Analyzing the Performance Benefit of Near-Memory Acceleration based on Commodity DRAM Devices

Analyzing the Performance Benefit of Near-Memory Acceleration based on Commodity DRAM Devices Hadi Asghari-Moghaddam and Nam Sung Kim University of Illinois at Urbana-Champaign 2 Why Near-DRAM Acceleration? higher bandwidth demand but

400 views • 16 slides
1 Memory SoC Persistent Memory-Driven Memory Memory Processor-Centric Memory SoC SoC

1 Memory SoC Persistent Memory-Driven Memory Memory Processor-Centric Memory SoC SoC

1 Memory SoC Persistent Memory-Driven Memory Memory Processor-Centric Memory SoC SoC Computing Computing + Fabric SoC Memory HYPERCONVERGED Exascale EDGE DEVICE SYSTEM Eliminate data movement via shared

400 views • 11 slides
Tutorial 9 : cache memory Why use a cache ? Main memory (VRAM/DRAM) is slow ! To deal with

Tutorial 9 : cache memory Why use a cache ? Main memory (VRAM/DRAM) is slow ! To deal with

Tutorial 9 : cache memory Why use a cache ? Main memory (VRAM/DRAM) is slow ! To deal with this, the -machine speed is reduced to match the memory read and write speed To make the machine faster, one can use a intermediate smaller

219 views • 8 slides
Memory technologies Access time Technologi Cost $/GB SRAM 1 ns 1000 DRAM 50 ns 100 HDD

Memory technologies Access time Technologi Cost $/GB SRAM 1 ns 1000 DRAM 50 ns 100 HDD

Memory technologies Access time Technologi Cost $/GB SRAM 1 ns 1000 DRAM 50 ns 100 HDD 10 ms 1 Fast memory is expensive and inexpensive memories are slow! Principal figures. William Sandqvist william@kth.se Memory Hierarchy

918 views • 87 slides
Virtual Memory Programmer can assume he/she has infinite amount of physical memory

Virtual Memory Programmer can assume he/she has infinite amount of physical memory

4/27/17 Virtual Memory Idea: Give the programmer the illusion of a large address space while having a small physical memory So that the programmer does not worry about managing physical memory Virtual Memory Programmer can assume

817 views • 12 slides
CSE 291E / EE260C Spring 2002 Outline Embedded Memories How memory fits into the

CSE 291E / EE260C Spring 2002 Outline Embedded Memories How memory fits into the

E mbedded Memories CSE 291E / EE260C Spring 2002 Outline Embedded Memories How memory fits into the roadmap Memory Technology SRAM, DRAM, ROM, Flash DRAM Memory Architectures Page Mode, SDRAM, Rambus Tim Sherwood

771 views • 34 slides
A Few Problems with Physical Addressing Main memory 0: 1: Physical address 2: Virtual Memory

A Few Problems with Physical Addressing Main memory 0: 1: Physical address 2: Virtual Memory

A Few Problems with Physical Addressing Main memory 0: 1: Physical address 2: Virtual Memory 3: (PA) CPU 4: 4 5: Process Abstraction, Part 2: Private Address Space 6: 7: 8: ... M-1: Motivation : why not direct physical memory

376 views • 6 slides
Main Memory and DRAM Nima Honarmand Spring 2016 :: CSE 502 Computer Architecture SRAM vs.

Main Memory and DRAM Nima Honarmand Spring 2016 :: CSE 502 Computer Architecture SRAM vs.

Spring 2016 :: CSE 502 Computer Architecture Main Memory and DRAM Nima Honarmand Spring 2016 :: CSE 502 Computer Architecture SRAM vs. DRAM SRAM = Static RAM As long as power is present, data is retained DRAM = Dynamic RAM

497 views • 37 slides

More recommend