fpga co processor
play

FPGA co-processor Patrick Dunne for the co-processor group - PowerPoint PPT Presentation

Apr 29, 2023 •389 likes •522 views

FPGA co-processor Patrick Dunne for the co-processor group Introduction Co-processor will take care of data compression and trigger primitive generation Co-processor will also perform data buffering for supernova trigger Sits on FELIX

  1. FPGA co-processor Patrick Dunne for the co-processor group

  2. Introduction • Co-processor will take care of data compression and trigger primitive generation • Co-processor will also perform data buffering for supernova trigger • Sits on FELIX cards and processes data from warm interface boards (WIBs) before it is passed to PCs Supernova Buffer Co-processor WIB WIB FELIX WIB Cryostat PCs PCIe board inside a PC WIB WIB Patrick Dunne 2

  3. Requirements and specifications • On receipt of supernova trigger must be able to record 100s of full waveform data including O(10s) before the trigger signal • Must buffer data until non-supernova trigger decision can be made and read out selected events to back-end • Should compress data losslessly by at least a factor of 2 • Must form trigger primitives (filtered waveforms, hits etc.) • Need a software framework that can control, configure and monitor the health of the board and detector via trigger statistics Patrick Dunne 3

  4. Interfaces, constraints • Input via FELIX card covers one APA using 10x10 Gb/s optical links from WIBs • Contains data from 2560 channels sampled at 2MHz 12 bit • Board will contain 64 GB of DDR4 RAM for the O(10s) buffer • Board will contain 2 NVMe SSDs for 100s buffer • Each drive has a 4x Gen3 PCIe interface • Firmware and software currently being developed using a dev board • Final production will be a daughter card mounted on FELIX Patrick Dunne 4

  5. Key challenges • Demonstrating correct/adequate performance with a realistic LArTPC • Optimise split of functionality between FPGA and CPU given stringent power constraints • Produce hardware with sufficient reliability to meet system requirements and verify this (i.e. design adequate QA processes) • Most of these challenges can be met through extensive testing of the system at ProtoDUNE Patrick Dunne 5

  6. System design • Board will have parallel instances of TPG (15 instances) and Compression blocks (40 instances) each processing 64 channels Data Optical selection/ FELIX Data routing and PC interface WIB input links storage Combiner/ Buffer Compression splitter controller SSD ‘’100s” buffer Trigger Primitive Generator DDR4 ‘’10s” buffer Hit Filter Pedestal Finder Patrick Dunne 6

  7. Filter/pedestal subtraction • Filter is 32 tap FIR filter • Firmware written and simulated • Pedestal subtraction in development • Resource use estimates indicate should fit in reasonable FPGA: • 32-tap FIR (x15): 5.52% LUTs, 2.12% FFs, 8.69% DSPs (percentages of KU115 resources) Patrick Dunne 7

  8. Hit finding • Starts from filtered, pedestal subtracted samples • Record peak height, length of hit, start of hit, integrated ADC • Firmware synthesised and simulated • Resource estimate suggests no problems • IO estimate below assumes 32 bit input (12 bit in final design) Patrick Dunne 8

  9. Compression • Fibonacci encoding via LUT implemented in firmware and simulated • Encode delta from previous sample so most entries are zero • Compression factor depends on noise profile of samples • Resource estimate suggests ~1% of Block RAMs used per compression stream • 40 instances should fit on the FPGA without issues Patrick Dunne 9

  10. Validations so far • Daughter board layout produced based on design initially made for previous version carrier board • Design revisions underway for prototype manufacture • Firmware: • Compression block (Imperial), hit finder (Bristol), filtering and pedestal subtraction (RAL) are written and simulated, integration ongoing • Buffer controller (UCL) is being developed and simulated • Initial resource estimates indicate it will fit in a cost-effective FPGA Patrick Dunne 10

  11. Hardware: Development up to the EDR and production • Early 2019: • Prototype based on current DPM design using FMC+ daughter-card format • Detailed specification of FELIX-daughter card mechanical interface • Later 2019: • Second prototype based on lessons learned from first, final mechanical spec (FELIX) and production optimisations • Build testing platform • Medium-sized production O(20) boards • 2020: • Third prototype with robustness and testability improvements, manufacturer final optimisations • 2021: • Pre-production and QC implementation • 2022-2023: • Staged production over 18 month timescale is achievable given past experience Patrick Dunne 11

  12. Development plan up to the EDR – Integration/Firmware/Software • Early 2019: • Firmware framework and algorithms slice tested on a development card • Ensure algorithms that fit FPGA meet physics requirements • Later 2019: • Firmware interface for data IO to FELIX card designed, test platform to generate fake data built • Firmware ported to DUNE hardware daughter card • Prototype control software ready that allows O(20) boards to be used together • 2020: • Production ready firmware, software and test platforms • Software work will focus on automation and integration with general DUNE backend electronics control framework • Planning several slice tests as hardware/firmware is ready 1) All co-processor firmware on a development board 2) Development board interfaced with FELIX and dummy WIB interface 3) Co-processor daughter card hardware on FELIX with dummy WIB interface 4) FELIX plus co-processor card interfaced to real WIB at ProtoDUNE Patrick Dunne 12

  13. Summary • We have a well understood specification • The first iteration of hardware development is taking place now based on an existing layout • The key question is do hardware constraints allow physics requirements to be met and we have a plan to answer this using ProtoDUNE • 2019: Test of concept using full slice of system • 2020: Testing of full system to check reliability is sufficient Patrick Dunne 13

Recommend

Processor Architecture Charles Eric LaForest J. Gregory Steffan ECE, University of Toronto FPGA

Processor Architecture Charles Eric LaForest J. Gregory Steffan ECE, University of Toronto FPGA

Octavo: An FPGA-Centric Processor Architecture Charles Eric LaForest J. Gregory Steffan ECE, University of Toronto FPGA 2012, February 24 Easier FPGA Programming We focus on overlay architectures Nios, MicroBlaze, Vector Processors

519 views • 38 slides
Efficient FPGA implementation of a Digital Transparent Satellite Processor G. Marini, V. Sulli, F.

Efficient FPGA implementation of a Digital Transparent Satellite Processor G. Marini, V. Sulli, F.

Efficient FPGA implementation of a Digital Transparent Satellite Processor G. Marini, V. Sulli, F. Santucci, M. Faccio University of LAquila, LAquila, Italy Outline Introduction Problem Definition Resolution Method FPGA

1.27k views • 22 slides
FPGA Implementation of an Asynchronous Processor with Both Online and Offline Testing

FPGA Implementation of an Asynchronous Processor with Both Online and Offline Testing

FPGA Implementation of an Asynchronous Processor with Both Online and Offline Testing Capabilities Nikolaos Minas Matthew Marshall Gordon Russell Alex Yakovlev Outline Introduction. Error Detection/Correction overview. Information

730 views • 27 slides
Building Multi-Processor FPGA Systems Hands-on Tutorial to Using FPGAs and Linux Chris Martin

Building Multi-Processor FPGA Systems Hands-on Tutorial to Using FPGAs and Linux Chris Martin

Building Multi-Processor FPGA Systems Hands-on Tutorial to Using FPGAs and Linux Chris Martin Member Technical Staff Embedded Applications Agenda Introduction Problem: How to Integrate Multi-Processor Subsystems Why Why would you do

891 views • 42 slides
Softwar tware-Fir First st FPGA GA Ac Accele elerato rator r De Desi sign gn Make it

Softwar tware-Fir First st FPGA GA Ac Accele elerato rator r De Desi sign gn Make it

2GRVI Phalanx: A A Ki Kilocor locore RISC ISC-V V RV64I V64I Pr Processor ocessor Clust ster er Arr rray ay with h HBM BM2 2 In In a Xili linx nx VU37P 37P FPG FPGA Wor ork k in Progr ogress ss Re Repor ort Jan Gray |

710 views • 23 slides
Trojans Modifying Soft-Processor Instruction Sequences Embedded in FPGA Bitstreams Ismail

Trojans Modifying Soft-Processor Instruction Sequences Embedded in FPGA Bitstreams Ismail

Trojans Modifying Soft-Processor Instruction Sequences Embedded in FPGA Bitstreams Ismail San, Nicole Fern, C etin Kaya Ko c and Kwang-Ting (Tim) Cheng University of California Santa Barbara Anadolu University FPL 2016 August 31,

72 views • 6 slides
Spiking row-by-row FPGA Multi-kernel and Multi-layer Convolution Processor. Ricardo Tapiador

Spiking row-by-row FPGA Multi-kernel and Multi-layer Convolution Processor. Ricardo Tapiador

Spiking row-by-row FPGA Multi-kernel and Multi-layer Convolution Processor. Ricardo Tapiador Morales Robotic & Tech of Computers Lab, University of Seville ricardo@atc.us.es Convolutional neural networks ricardo@atc.us.es 2

370 views • 12 slides
FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

2/21/2012 Content FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers Distributed RAM History FPGA vs ASIC FPGA and Microprocessors Alternatives to FPGAs ETI135, Advanced Digital IC Design

123 views • 10 slides
A Superscalar Out-of-Order x86 Soft Processor for FPGA Henry Wong University of Toronto, Intel

A Superscalar Out-of-Order x86 Soft Processor for FPGA Henry Wong University of Toronto, Intel

A Superscalar Out-of-Order x86 Soft Processor for FPGA Henry Wong University of Toronto, Intel henry@stufgedcow.net June 5, 2019 Stanford University EE380 1 Hi! CPU architect, Intel Hillsboro Ph.D., University of Toronto Today:

1.89k views • 129 slides
Systems Architecture The ARM Processor The ARM Processor p. 1/14 The ARM Processor ARM:

Systems Architecture The ARM Processor The ARM Processor p. 1/14 The ARM Processor ARM:

Systems Architecture The ARM Processor The ARM Processor p. 1/14 The ARM Processor ARM: Advanced RISC Machine First developed in 1983 by Acorn Computers ARM Ltd was formed in 1988 to continue development Advantages of the ARM

391 views • 14 slides
WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs

WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs

WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs Generic logic cells + Programmable switches Why do we use it? High performance & Flexible Shorter time to market Joachim Rodrigues

310 views • 8 slides
An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA?

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA?

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA? Field-programmable gate array (FPGA) are integrated circuits designed to be con fi gured after manufacturing for implementing arbitrary logic

429 views • 15 slides
FPGA language ( HDL ). Overview 3 4 Component-Based Software Design LMES Component-Based

FPGA language ( HDL ). Overview 3 4 Component-Based Software Design LMES Component-Based

11/05/2016 Agenda The topics that will be addressed are: Overview on basic characteristics of the FPGA; Scheduling tasks on Reconfigurable FPGA reconfiguration capabilities; FPGA architectures Timing analysis for reconfigurable

299 views • 10 slides
Tips about an FPGA 02/09/2018 J.C. special topic FPGA ( field-programmable gate array ) FPGA :

Tips about an FPGA 02/09/2018 J.C. special topic FPGA ( field-programmable gate array ) FPGA :

Tips about an FPGA 02/09/2018 J.C. special topic FPGA ( field-programmable gate array ) FPGA : An integrated circuit (IC) designed to be configured by customer or designer after manufacturing -- Developed in ~80s -- Widely used (customer

303 views • 7 slides
Table of Contents Chapter 1 Introduction Chapter 2 First Prototypes of an

Table of Contents Chapter 1 Introduction Chapter 2 First Prototypes of an

Table of Contents Chapter 1 Introduction Chapter 2 First Prototypes of an Associative Computing (ASC) Processor Design and Implementation of an FPGA-Based Chapter 3 A Scalable Pipelined ASC Processor With Scalable

367 views • 9 slides
GRVI Phalanx Update: A Massively Parallel RISC-V FPGA Accelerator Framework Jan Gray |

GRVI Phalanx Update: A Massively Parallel RISC-V FPGA Accelerator Framework Jan Gray |

GRVI Phalanx Update: A Massively Parallel RISC-V FPGA Accelerator Framework Jan Gray | jan@fpga.org | http://fpga.org CARRV2017: 2017/10/14 FPGA Datacenter Accelerators Are Almost Mainstream Catapult v2. Intel += Altera. OpenPOWER CAPI. AWS

508 views • 28 slides
Support of Cross Calls between Microprocessor and FPGA in CPU-FPGA Coupling Architecture G.

Support of Cross Calls between Microprocessor and FPGA in CPU-FPGA Coupling Architecture G.

Support of Cross Calls between Microprocessor and FPGA in CPU-FPGA Coupling Architecture G. NguyenThiHuong and Seon Wook Kim Microarchitecture and Compiler Laboratory School of Electrical Engineering Korea University Motivation

416 views • 19 slides
Processor Design Pipelined Processor Hung-Wei Tseng Drawbacks of a single-cycle processor

Processor Design Pipelined Processor Hung-Wei Tseng Drawbacks of a single-cycle processor

Processor Design Pipelined Processor Hung-Wei Tseng Drawbacks of a single-cycle processor The cycle time is determined by the longest instruction Could be very long, thinking about fetch data from DRAM Hardware is mostly idle 3

866 views • 47 slides
FPGA vs GPU Performance Comparison on the Implementation of FIR Filters FPGA. While comparing the

FPGA vs GPU Performance Comparison on the Implementation of FIR Filters FPGA. While comparing the

FPGA vs GPU Performance Comparison on the Implementation of FIR Filters FPGA. While comparing the performance of them, we Abstract choose different models for each platform to get fairer FIR filters find place in digital signal processing

569 views • 7 slides
FPGA 4. 4. Design ign o of r rapid id prot otot otype w with Zynq ynq XILINX ALTERA 5.

FPGA 4. 4. Design ign o of r rapid id prot otot otype w with Zynq ynq XILINX ALTERA 5.

Overv rvie iew 1. Over 1. erview ew 2. 2. Ab About t HyBu yBus Embedded 1. 1. History ry System 2. 2. Busin Bu siness a s area Application 3. 3. Produ ducts Processor 3. Fea 3. eature o e of Zyn ynq & &

497 views • 24 slides
The Spartan 3e FPGA The Spartan 3e FPGA Whats inside the chip? How does it implement

The Spartan 3e FPGA The Spartan 3e FPGA Whats inside the chip? How does it implement

The Spartan 3e FPGA The Spartan 3e FPGA Whats inside the chip? How does it implement random logic? What other features can you use? What do all these things mean? LUT, Slice, BRAM, DCM, IOB, CLB... Two important documents

278 views • 11 slides
Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background and Previous work Transmit and Receive PCIe TLPs DUMP memory FPGA Design Attack vulnerable vanilla Linux system Attack vulnerable UEFI Windows

359 views • 19 slides
Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical Model Checking Masahiro Fujita VLSI Design and Education Center (VDEC) University of Tokyo 1 2 Outline What Tsunami simulation means in

1.25k views • 44 slides
Fast FPGA prototyping with Software Development Kit for FPGA (SDK4FPGA) Andrea Suardi

Fast FPGA prototyping with Software Development Kit for FPGA (SDK4FPGA) Andrea Suardi

Fast FPGA prototyping with Software Development Kit for FPGA (SDK4FPGA) Andrea Suardi cas.ee.ic.ac.uk/projects/SDK4FPGA This research has been supported by EPSRC Impact Acceleration grant number EP/K503733/1 Outline What is SDK4FPGA ?

287 views • 18 slides

More recommend