fembs design of fembs with larasic coldadc fpga coldata
play

FEMBs Design of FEMBs with LArASIC, ColdADC, FPGA/COLDATA Jack - PowerPoint PPT Presentation

Dec 20, 2023 •133 likes •582 views

FEMBs Design of FEMBs with LArASIC, ColdADC, FPGA/COLDATA Jack Fried on behalf of the CE group February 6 , 2020 Outline FEMB History FEMB Versions LArASIC + P1 ADC + FPGA LArASIC + ColdADC + FPGA LArASIC + ColdADC +

  1. FEMBs Design of FEMBs with LArASIC, ColdADC, FPGA/COLDATA Jack Fried on behalf of the CE group February 6 , 2020

  2. Outline • FEMB History • FEMB Versions – LArASIC + P1 ADC + FPGA – LArASIC + ColdADC + FPGA – LArASIC + ColdADC + COLDATA • FEMB Data Cable – FPGA – COLDATA • FEMB Power Cable – FPGA – COLDATA • FEMB lessons learned – FEMB diagnostics – Connector issue – FEMB unique address 2/6/2020 2

  3. Frontend Board Experience • Cold electronics development – MicroBooNE – 35-ton – ProtoDUNE-SP – SBND – DUNE 2/6/2020 3

  4. Cold Electronics CE flange Warm electronics Flange assembly with cable Warm Interface Electronics Crate strain relief and flange PCB - Warm Interface Board for cable/WIB connection - Power and Timing Card - Power and Timing Backplane ProtoDUNE CE Cold cables Cables used for low voltage and data/clock transport to FEMB’s Front End Motherboard (FEMB) 128 channels of digitized wire readout enclosed in CE Box 2/6/2020 4

  5. What all FEMBs have in common • 128 input channels • Discrete input protection • Data cable – TX link to warm – Slow control – Synchronous timing control • Cold regulators • Low voltage cable • CE BOX 2/6/2020 5

  6. Cold Electronics FEMB FPGA based – FPGA based • LArASIC + P1 ADC + FPGA • LArASIC + ColdADC + FPGA – COLDATA based • LArASIC + ColdADC + COLDATA COLDATA based Signal & power needs for each type 2/6/2020 6

  7. ProtoDUNE FEMB P2 LArASIC P1 ADC FPGA (COTS) 128:4 multiplexing ~6mW/ch ~14mW/ch ~16mW/ch 1 x 8 x 7 2/6/2020

  8. ProtoDUNE FEMB • Currently in use at ProtoDUNE – 120 boards used for over one year with no board failures • Consists of two boards – FPGA Mezzanine -- 14 Layer PCB FPGA Mezzanine (FM) – Analog Motherboard --10 Layer PCB • FPGA Mezzanine – One Altera Cyclone IV FPGA – 3.6V, 2.8V,1.5V & 5V bias over 4 pairs on power cable – Analog monitor over power cable • 128 channel DUNE Analog Motherboard (AM) – 8 x P2 LArASIC ASIC’s • Four on top four on bottom – 8 x P1 ADC ASIC’s • Four on top four on bottom Analog Motherboard (AM) – 2.2V and 5V bias supply over 4 pairs • 12 pair Samtec data cable • 9 pair Samtec power cable 2/6/2020 8

  9. LArASIC + P1 ADC + FPGA 2 2 4 4 pairs pairs pairs pairs LVDS LVDS LVDS FEMB • Data Cable IO (12 Pairs) CLK TX SCL FPGA JTAG SYNC/CMD LINK SDA & AMON – 1.28Gb TX data link (4 pairs) – I2C link (2 pairs) FPGA • SDA bidir bussed LVDS CS CS • SCL standard LVDS SCK SCK SDI SDI – 100MHz Clock SDO SDO ADC DATA – SYNC/CMD FPGA Mezzanine • 2MHz DC balanced PWM signal Analog ADC ASIC ADC ASIC ADC ASIC ADC ASIC Motherboard (synchronous commands) ADC ASIC ADC ASIC ADC ASIC ADC ASIC – CS CS CS CS JTAG (4 pairs) SCK SCK SCK SCK SDI SDI SDI SDI • Single ended signals used to update FPGA SDO SDO SDO SDO firmware • FEMB ASIC configuration LArASIC LArASIC LArASIC LArASIC LArASIC LArASIC LArASIC LArASIC • Eight independent SPI links controlled by CS CS CS CS the FPGA SCK SCK SCK SCK SDI SDI SDI SDI • Each SPI link has one ADC and LArASIC SDO SDO SDO SDO FROM APA 2/6/2020 9

  10. LArASIC + P1 ADC + FPGA Regulators Analog Motherboard 2X FPGA Mezzanine TPS74201 TPS74201 3.6V 2.2V P1 ADC VDDD 5V bias 5V bias 3.3V 1.8V TPS74201 TPS74201 P1 ADC VDDA 2.2V 2.8V 1.8V 2.5V TPS74201 TPS74201 LArASIC VDDA 2.8V 2.2V 1.8V 1.8V TPS74201 TPS74201 LArASIC VDDP 1.5V 2.2V 1.2V 1.8V 2/6/2020 10

  11. LArASIC + ColdADC + FPGA FPGA (COTS) LArASIC ColdADC 64:2 multiplexing ~24mW/ch 64:2 ~6mW/ch ~26mW/ch multiplexing 8 x ColdADC runs at 64MHz instead of 200MHz 2 x calling for a wider bus, requiring two FPGA for meet IO needs 2/6/2020 11

  12. “ LArASIC + ColdADC + FPGA” FEMB • First FEMB with new ColdADC • Consists of two boards FPGA Mezzanine (FM) – FPGA mezzanine -- 16 Layer PCB – Analog Motherboard --10 Layer PCB • FPGA Mezzanine – Two Altera Cyclone IV FPGA – 3.6V, 2.8V,1.5V & 5V bias over 4 pairs – Analog monitor over power cable • 128 channel DUNE Analog Motherboard (AM) – 8x ColdADC V1 chips ~22mW/ch – 8x LArASIC P2/P3 chips ~6mW/ch – POWER AM • 4.2V and 5V bias supply over 4 pairs (ProtoDUNE WIB) • 2.8V , 2.2V and 5V bias supply over 4 pairs (new DUNE WIB) • Fully compatible with current ProtoDUNE WIB hardware and Firmware* – Identical data format/channel mapping as ProtoDUNE FEMB Analog Motherboard (AM) – *4 resistors on WIB to be replaced for raising AM supply voltage – *Configuration scripts will require an update to control ColdADC 2/6/2020 12

  13. LArASIC + ColdADC + FPGA 2 1 2 2 1 4 pairs pairs pairs pairs LVDS LVDS LVDS • Data Cable IO (12 Pairs) – ADDR 1 ADDR 0 1.28Gb TX data link (4 pairs) FEMB TX TX LINK LINK • 2 for each FPGA FPGA JTAG CLOCK CLOCK & AMON FPGA – FPGA I2C link (2 pairs) SYNC/ SYNC/ CMD CMD CMOS • CMOS SDA bidir bussed LVDS LArASIC (SPI) LArASIC (SPI) SDA SDA • SCL standard LVDS SCL SCL SCL SCL CMOS CMOS SDA W2C – SDA W2C 100MHz Clock SDA C2W(4) SDA C2W(4) FPGA – SYNC/CMD Mezzanine Analog Motherboard • 2MHz DC balanced PWM signal (synchronous commands) – Cold ADC Cold ADC JTAG (4 pairs) Cold ADC Cold ADC Cold ADC Cold ADC Cold ADC Cold ADC • Single ended signals used to update FPGA SCL SCL SCL SCL SDA W2C SDA W2C firmware SDA W2C SDA W2C SDA C2W SDA C2W SDA C2W SDA C2W • TDO can be used as an analog monitor • FPGA Shared signal form WIB LArASIC LArASIC LArASIC LArASIC LArASIC LArASIC – LArASIC LArASIC 100MHz clock CS CS CS CS – SCK SCK SCK SCK SYNC/CMD SDI SDI SDI SDI SDO SDO SDO SDO – I2C link • FEMB ASIC configuration – Eight independent SPI links for LArASIC’s – Eight ColdADC I2C links four per FPGA FROM APA 2/6/2020 13

  14. “ LArASIC + ColdADC + FPGA” FEMB Regulators 2X Analog Motherboard FPGA Mezzanine TPS74201 3.6V TPS74201 2.8V 5V bias ColdADC VDDA 5V bias 3.3V 2.25V TPS74201 TPS74201 ColdADC VDDD 2.8V 2.8V 2.5V 2.25V TPS74201 TPS74201 2.8V 2.8V ColdADC VDDIO 2.25V 2.25V TPS74201 TPS74201 ColdADC VDDD 2.8V 2.2V 1.8V 1.2V TPS74201 TPS74201 LArASIC VDDA 1.5V 2.2V 1.2V 1.8V TPS74201 LArASIC VDDP 2.2V 1.8V 2/6/2020 14

  15. “ LArASIC + ColdADC + dual FPGA” FEMB Tested at both RT and LN ProtoDUNE WIB ProtoDUNE 7m power cable ProtoDUNE 7m data cable 2/6/2020 15

  16. LArASIC + ColdADC + COLDATA COLDATA LArASIC ColdADC 64:2 multiplexing ~6mW/ch 64:2 multiplexing ~6mW/ch ~26mW/ch 8 x 2 x 2/6/2020 16

  17. LArASIC + ColdADC + COLDATA • Consists of two boards – COLDATA mezzanine -- 12 Layer PCB* – Analog Motherboard --10 Layer PCB COLDATA Mezzanine (FM) • COLDATA Mezzanine – Two COLDATA ASIC’s – 2.8V, 2.0 & 5V bias over 3 pairs • 128 channel DUNE Analog Motherboard (AM) – 8x ColdADC V1 chips – 8x LArASIC P2/P3 chips – Identical to FPGA version – POWER AM • 4.2V and 5V bias supply over 4 pairs (ProtoDUNE WIB) • 2.8V , 2.2V and 5V bias supply over 4 pairs (new DUNE WIB) • ProtoDUNE WIB Firmware is not compatible with this FEMB – New firmware required – Resistors on ProtoDUNE WIB need to be moved and replaced – Configuration scripts will require an update Analog Motherboard (AM) 2/6/2020 17

  18. LArASIC + ColdADC + COLDATA 1 1 1 2 3 2 pairs pair pairs pairs pair pair LVDS LVDS LVDS LVDS LVDS LVDS • Data Cable IO (10 Pairs) FEMB TX TX SCL CLOCK CLOCK LINK LINK SDA W2C • SDA C2W 1.28Gb TX data link (4 pairs) COLDATA COLDATA FCMD FCMD slave master • 2 for each COLDATA CMOS CMOS LArASIC (SPI) LArASIC (SPI) • I2C link (3 pairs) SCL CMOS SCL SCL SCL CMOS CMOS SDA W2C SDA W2C SDA W2C SDA W2C SDA C2W SDA C2W • SDA C2W(4) SDA C2W(4) SDA_W2C standard LVDS • Coldata Mezzanine SDA_C2W standard LVDS Analog Motherboard • SCL standard LVDS • Cold ADC Cold ADC Cold ADC Cold ADC 2 X 62.5MHz Clock Cold ADC Cold ADC Cold ADC Cold ADC • SCL SCL SCL SCL FAST COMMAND SDA W2C SDA W2C SDA W2C SDA W2C SDA C2W SDA C2W SDA C2W SDA C2W • Synchronous commands LArASIC LArASIC LArASIC LArASIC • COLDATA Shared signal form WIB LArASIC LArASIC LArASIC LArASIC CS CS CS CS • Fast Command SCK SCK SCK SCK SDI SDI SDI SDI SDO SDO SDO SDO • COLDATA I2C relay • COLDATA has a master slave topology the master COLDATA ASIC interfaces to the WIB using standard LVDS and relays the I2C link to the slave FROM APA COLDATA and the eight ColdADC ASIC’s • Eight independent SPI links for LArASIC’s four links per COLDATA 2/6/2020 18

Recommend

DUNE ASICs Status and Plans Marco Verzocchi Fermilab 14 October 2019 ColdADC Work done

DUNE ASICs Status and Plans Marco Verzocchi Fermilab 14 October 2019 ColdADC Work done

DUNE ASICs Status and Plans Marco Verzocchi Fermilab 14 October 2019 ColdADC Work done mostly outside Fermilab Moved to test packaged parts at BNL/Uflorida Will be installed on FEMBs soon Additional testing of bare chip at BNL

690 views • 4 slides
ProtoDUNE missing FEMBs DUNE DRA David Adams BNL September 5, 2018 Introduction The protoDUNE

ProtoDUNE missing FEMBs DUNE DRA David Adams BNL September 5, 2018 Introduction The protoDUNE

ProtoDUNE missing FEMBs DUNE DRA David Adams BNL September 5, 2018 Introduction The protoDUNE detector is being commissioned Filling with LAr this month o Close to full by now Data taken sporadically as detector cools o List of

363 views • 7 slides
LArASIC - FE ASIC for DUNE LAr TPC Dr. Venkata Narasimha Manyam Instrumentation Division,

LArASIC - FE ASIC for DUNE LAr TPC Dr. Venkata Narasimha Manyam Instrumentation Division,

LArASIC - FE ASIC for DUNE LAr TPC Dr. Venkata Narasimha Manyam Instrumentation Division, Brookhaven National Laboratory February 6th, 2020, CERN Outline LArASIC Introduction Changes Between Recent LArASIC Versions LArASIC P3

711 views • 45 slides
FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

2/21/2012 Content FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers Distributed RAM History FPGA vs ASIC FPGA and Microprocessors Alternatives to FPGAs ETI135, Advanced Digital IC Design

123 views • 10 slides
Design and Verilog Module Creating a design and implementing in FPGA Design Verilog

Design and Verilog Module Creating a design and implementing in FPGA Design Verilog

Design and Verilog Module Creating a design and implementing in FPGA Design Verilog (mainly) Schematic(sometimes) Verify Need writing a testbench Simulation using ISIM Creating a design and implementing in FPGA Add User

276 views • 15 slides
FPGA language ( HDL ). Overview 3 4 Component-Based Software Design LMES Component-Based

FPGA language ( HDL ). Overview 3 4 Component-Based Software Design LMES Component-Based

11/05/2016 Agenda The topics that will be addressed are: Overview on basic characteristics of the FPGA; Scheduling tasks on Reconfigurable FPGA reconfiguration capabilities; FPGA architectures Timing analysis for reconfigurable

299 views • 10 slides
ProtoDUNE-SP FEMB Research, Development, Production, Installation and Commissioning Shanshan Gao

ProtoDUNE-SP FEMB Research, Development, Production, Installation and Commissioning Shanshan Gao

ProtoDUNE-SP FEMB Research, Development, Production, Installation and Commissioning Shanshan Gao on behalf of the CE group Brookhaven National Laboratory 02/06/2020 2020/02/06 S.Gao - ProtoDUNE-SP FEMBs 1 Outline ProtoDUNE-SP TPC Readout

949 views • 36 slides
FPGA security Nele Mentens nele.mentens@kuleuven.be Design and security of cryptographic

FPGA security Nele Mentens nele.mentens@kuleuven.be Design and security of cryptographic

FPGA security Nele Mentens nele.mentens@kuleuven.be Design and security of cryptographic algorithms and devices for real-world applications June 1-6, 2014, ibenik , Croatia Outline Introduction FPGA vs. ASIC FPGA application

443 views • 17 slides
T42 Transputer Design in FPGA Transputer Design in FPGA T42 Year- -Three Design Status

T42 Transputer Design in FPGA Transputer Design in FPGA T42 Year- -Three Design Status

T42 Transputer Design in FPGA Transputer Design in FPGA T42 Year- -Three Design Status Report Three Design Status Report Year a and Martin ZABEL b , Uwe MIELKE a and Martin ZABEL b , Uwe MIELKE in collaboration w/ Michael BRUESTLE c

226 views • 19 slides
T42 Transputer Design in FPGA Transputer Design in FPGA T42 Year- -Two Design Status

T42 Transputer Design in FPGA Transputer Design in FPGA T42 Year- -Two Design Status

T42 Transputer Design in FPGA Transputer Design in FPGA T42 Year- -Two Design Status Report Two Design Status Report Year a and Martin ZABEL b , Uwe MIELKE a Uwe MIELKE and Martin ZABEL b , in collaboration w/ Michael BRUESTLE c c

702 views • 22 slides
The Era of SoC FPGAs Nizar Abdallah, Ph.D. Workshop on FPGA Design for Scientific Instrumentation

The Era of SoC FPGAs Nizar Abdallah, Ph.D. Workshop on FPGA Design for Scientific Instrumentation

Power Matters The Era of SoC FPGAs Nizar Abdallah, Ph.D. Workshop on FPGA Design for Scientific Instrumentation and Computing International Centre for Theoretical Physics November 2017 Outline Introduction SoC FPGA Architectures: an

938 views • 78 slides
CDA 4253 FPGA System Design FPGA Architectures Hao Zheng Dept of Comp Sci & Eng U of South

CDA 4253 FPGA System Design FPGA Architectures Hao Zheng Dept of Comp Sci & Eng U of South

CDA 4253 FPGA System Design FPGA Architectures Hao Zheng Dept of Comp Sci & Eng U of South Florida 1 How to HW Reconfigurable Not SW Change structure Change connections among components Change logic functions of components

711 views • 70 slides
Power-Driven DNN Dataflow Optimization on FPGA Qi Sun 1 , Tinghuan Chen 1 , Jin Miao 2 , Bei Yu 1 1

Power-Driven DNN Dataflow Optimization on FPGA Qi Sun 1 , Tinghuan Chen 1 , Jin Miao 2 , Bei Yu 1 1

Power-Driven DNN Dataflow Optimization on FPGA Qi Sun 1 , Tinghuan Chen 1 , Jin Miao 2 , Bei Yu 1 1 The Chinese University of Hong Kong 2 Cadence Design Systems, Inc. 1 / 22 FPGA Targeted DNN Accelerator Design Flow Dataflow Synthesis HLS Model

452 views • 22 slides
CDA 4253 FPGA System Design Op7miza7on Techniques Hao Zheng Comp S ci & Eng Univ of South

CDA 4253 FPGA System Design Op7miza7on Techniques Hao Zheng Comp S ci & Eng Univ of South

CDA 4253 FPGA System Design Op7miza7on Techniques Hao Zheng Comp S ci & Eng Univ of South Florida 1 Extracted from Advanced FPGA Design by Steve Kilts 2 Op7miza7on for Performance 3 Performance Defini7ons Throughput : the number

520 views • 41 slides
Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical Model Checking Masahiro Fujita VLSI Design and Education Center (VDEC) University of Tokyo 1 2 Outline What Tsunami simulation means in

1.25k views • 44 slides
ECE532 Design Project Photoshop Functionalities on FPGA Pearl Liu George Ng Initial Goals

ECE532 Design Project Photoshop Functionalities on FPGA Pearl Liu George Ng Initial Goals

ECE532 Design Project Photoshop Functionalities on FPGA Pearl Liu George Ng Initial Goals Implementation Photoshop filters in real-time on FPGA Real time image capture, filtering, and display Xilinx Multimedia Board Final Design VGA VGA

716 views • 8 slides
Some tests of LARASIC 7 and 8 The Ledge Effect and more November 19, 2018 MSU Group Dean

Some tests of LARASIC 7 and 8 The Ledge Effect and more November 19, 2018 MSU Group Dean

Some tests of LARASIC 7 and 8 The Ledge Effect and more November 19, 2018 MSU Group Dean Shooltz Carl Bromberg Kendall Mann Dan Douglas Elizabeth Nicometo November 19, 2018 MSU Physics and Astronomy 1 Outline Background Experimental

499 views • 10 slides
Testing ColdADC ASICs at UF Ivan Furic, UF Shanshan Gao, BNL Things we learned even before

Testing ColdADC ASICs at UF Ivan Furic, UF Shanshan Gao, BNL Things we learned even before

Testing ColdADC ASICs at UF Ivan Furic, UF Shanshan Gao, BNL Things we learned even before starting Never transport test board with an ASIC in the socket Regardless of the excellent padding of the two boards and package, one ASIC fell

740 views • 21 slides
Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background and Previous work Transmit and Receive PCIe TLPs DUMP memory FPGA Design Attack vulnerable vanilla Linux system Attack vulnerable UEFI Windows

359 views • 19 slides
CDA 4253 FPGA System Design Introduction to VHDL Hao Zheng Dept of Comp Sci & Eng USF

CDA 4253 FPGA System Design Introduction to VHDL Hao Zheng Dept of Comp Sci & Eng USF

CDA 4253 FPGA System Design Introduction to VHDL Hao Zheng Dept of Comp Sci & Eng USF Reading P. Chu, FPGA Prototyping by VHDL Examples - Chapter 1, Gate-level combinational circuits Xilinx XST User Guide - Xilinx specific

1.49k views • 92 slides
WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs

WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs

WWW.FPGA What is an FPGA? Field Programmable Gate Array Introduction to FPGA designs Generic logic cells + Programmable switches Why do we use it? High performance & Flexible Shorter time to market Joachim Rodrigues

308 views • 8 slides
ASIC Layout Overview Design flow Back-end process FPGA design process

ASIC Layout Overview Design flow Back-end process FPGA design process

ASIC Layout Overview Design flow Back-end process FPGA design process Conclusions 2 ASIC Design flow 3 Source: http://www.ami.ac.uk What is Backend? Physical Design: 1. FloorPlanning : Architects job 2.

826 views • 37 slides
Memories Introduction Why do we need memory in an FPGA Device? Topics Types of FPGA

Memories Introduction Why do we need memory in an FPGA Device? Topics Types of FPGA

Memories Introduction Why do we need memory in an FPGA Device? Topics Types of FPGA Memories Available Resources Realizing memories in an HDL design Applications Examples Extra: Memory Controller Block Memories

692 views • 10 slides
CDA 4253/CIS 6930 FPGA System Design RTL Design Methodology Hao Zheng Comp S ci & Eng Univ

CDA 4253/CIS 6930 FPGA System Design RTL Design Methodology Hao Zheng Comp S ci & Eng Univ

CDA 4253/CIS 6930 FPGA System Design RTL Design Methodology Hao Zheng Comp S ci & Eng Univ of South Florida 1 Structure of a Typical Digital Design Data Inputs Control Inputs Control Signals Datapath Controller (Execution (Control

1.09k views • 59 slides

More recommend