ee3c11 structured electronic design my first voltage
play

EE3C11: Structured Electronic Design My First Voltage Ampli fi er - PowerPoint PPT Presentation

Nov 07, 2022 •25 likes •1.04k views

EE3C11: Structured Electronic Design My First Voltage Ampli fi er Design example EE3C11 47u 100n + 5 1k OPA211 Unit step response - 20k 120 27 + - 100 1u 3.4n 2.2p 80 47u 20k 600 1k 220 60 + GAIN 47u 40 - 20 0 -20

  1. Design of ampli fi er con fi guration + + + + Voltage transfer independent of source and load impedance. - - - - Ampli fi er concept for establishing a nonzero value for A only Best performance with nonenergic feedback Wide-band transformer expensive + + Passive feedback con fi guration Feedback network increases noise - - and power losses of controller 30 (c) 2020 A.J.M. Montagne

  2. Design of ampli fi er con fi guration + + + + Voltage transfer independent of source and load impedance. - - - - Ampli fi er concept for establishing Nonzero value for A: a nonzero value for A only Best performance with nonenergic feedback Wide-band transformer expensive + + Passive feedback con fi guration Feedback network increases noise - - and power losses of controller 31 (c) 2020 A.J.M. Montagne

  3. Design of ampli fi er con fi guration + + + + Voltage transfer independent of source and load impedance. - - - - Ampli fi er concept for establishing Nonzero value for A: a nonzero value for A only Parallel sensing Best performance with nonenergic feedback Wide-band transformer expensive + + Passive feedback con fi guration Feedback network increases noise - - and power losses of controller 32 (c) 2020 A.J.M. Montagne

  4. Design of ampli fi er con fi guration + + + + Voltage transfer independent of source and load impedance. - - - - Ampli fi er concept for establishing Nonzero value for A: a nonzero value for A only Parallel sensing Best performance with nonenergic Zero output impedance feedback Wide-band transformer expensive + + Passive feedback con fi guration Feedback network increases noise - - and power losses of controller 33 (c) 2020 A.J.M. Montagne

  5. Design of ampli fi er con fi guration + + + + Voltage transfer independent of source and load impedance. - - - - Ampli fi er concept for establishing Nonzero value for A: a nonzero value for A only Parallel sensing Best performance with nonenergic Zero output impedance feedback Series comparison Wide-band transformer expensive + + Passive feedback con fi guration Feedback network increases noise - - and power losses of controller 34 (c) 2020 A.J.M. Montagne

  6. Design of ampli fi er con fi guration + + + + Voltage transfer independent of source and load impedance. - - - - Ampli fi er concept for establishing Nonzero value for A: a nonzero value for A only Parallel sensing Best performance with nonenergic Zero output impedance feedback Series comparison Wide-band transformer expensive In fi nite input impedance + + Passive feedback con fi guration Feedback network increases noise - - and power losses of controller 35 (c) 2020 A.J.M. Montagne

  7. Design of ampli fi er con fi guration + + + + Voltage transfer independent of source and load impedance. - - - - Ampli fi er concept for establishing Nonzero value for A: a nonzero value for A only Parallel sensing Best performance with nonenergic Zero output impedance feedback Series comparison Wide-band transformer expensive In fi nite input impedance + + Passive feedback con fi guration Feedback network increases noise - - and power losses of controller 36 (c) 2020 A.J.M. Montagne

  8. Noise design 37 (c) 2020 A.J.M. Montagne

  9. Noise design Find and solve design equations for elements that contribute to the noise 38 (c) 2020 A.J.M. Montagne

  10. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 39 (c) 2020 A.J.M. Montagne

  11. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources 40 (c) 2020 A.J.M. Montagne

  12. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources Noise model: 41 (c) 2020 A.J.M. Montagne

  13. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources Noise model: - + + - 42 (c) 2020 A.J.M. Montagne

  14. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources Noise model: - + + - 43 (c) 2020 A.J.M. Montagne

  15. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources Noise model: - Noise fi gure of 3dB: + + - 44 (c) 2020 A.J.M. Montagne

  16. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources Noise model: - Noise fi gure of 3dB: + + - 45 (c) 2020 A.J.M. Montagne

  17. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources Noise model: - Noise fi gure of 3dB: + + Show stopper values: - 46 (c) 2020 A.J.M. Montagne

  18. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources Noise model: - Noise fi gure of 3dB: + + Show stopper values: - 47 (c) 2020 A.J.M. Montagne

  19. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources Noise model: - Noise fi gure of 3dB: + + Show stopper values: - 48 (c) 2020 A.J.M. Montagne

  20. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources Noise model: - Noise fi gure of 3dB: + + Show stopper values: - 49 (c) 2020 A.J.M. Montagne

  21. Noise design Find and solve design equations for elements that contribute to the noise 1. Feedback resistors 2. Controller equivalent intput noise sources Noise model: - Noise fi gure of 3dB: + + Show stopper values: - 50 (c) 2020 A.J.M. Montagne

  22. Voltage and current drive capability 51 (c) 2020 A.J.M. Montagne

  23. Voltage and current drive capability Load drive requirements 52 (c) 2020 A.J.M. Montagne

  24. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp 53 (c) 2020 A.J.M. Montagne

  25. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us 54 (c) 2020 A.J.M. Montagne

  26. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA 55 (c) 2020 A.J.M. Montagne

  27. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V 56 (c) 2020 A.J.M. Montagne

  28. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements 57 (c) 2020 A.J.M. Montagne

  29. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements Supply voltage: 5V 58 (c) 2020 A.J.M. Montagne

  30. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements Supply voltage: 5V No power consumption requirements 59 (c) 2020 A.J.M. Montagne

  31. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements Supply voltage: 5V No power consumption requirements Biasing errors take a part of the budget for the total voltage drop 60 (c) 2020 A.J.M. Montagne

  32. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements Supply voltage: 5V No power consumption requirements Biasing errors take a part of the budget for the total voltage drop Biasing concept with AC coupling 61 (c) 2020 A.J.M. Montagne

  33. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements Supply voltage: 5V No power consumption requirements Biasing errors take a part of the budget for the total voltage drop Biasing concept with AC coupling As presented in Chapter 9 62 (c) 2020 A.J.M. Montagne

  34. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements Supply voltage: 5V No power consumption requirements Biasing errors take a part of the budget for the total voltage drop Biasing concept with AC coupling As presented in Chapter 9 OpAmp requirements 63 (c) 2020 A.J.M. Montagne

  35. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements + Sourcing output saturation Minimum CM input to positive supply Supply voltage: 5V - No power consumption requirements { + Biasing errors take a part of the - + - CM input voltage budget for the total voltage drop range Minimum CM input to negative supply Sinking output saturation Biasing concept with AC coupling As presented in Chapter 9 OpAmp requirements 64 (c) 2020 A.J.M. Montagne

  36. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements + Sourcing output saturation Minimum CM input to positive supply Supply voltage: 5V - No power consumption requirements { + Biasing errors take a part of the - + - CM input voltage budget for the total voltage drop range Minimum CM input to negative supply Sinking output saturation Biasing concept with AC coupling As presented in Chapter 9 OpAmp requirements Supply voltage: 5V 65 (c) 2020 A.J.M. Montagne

  37. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements + Sourcing output saturation Minimum CM input to positive supply Supply voltage: 5V - No power consumption requirements { + Biasing errors take a part of the - + - CM input voltage budget for the total voltage drop range Minimum CM input to negative supply Sinking output saturation Biasing concept with AC coupling As presented in Chapter 9 OpAmp requirements Supply voltage: 5V Current drive capability: > 4.8mA + current through feedback network 66 (c) 2020 A.J.M. Montagne

  38. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements + Sourcing output saturation Minimum CM input to positive supply Supply voltage: 5V - No power consumption requirements { + Biasing errors take a part of the - + - CM input voltage budget for the total voltage drop range Minimum CM input to negative supply Sinking output saturation Biasing concept with AC coupling As presented in Chapter 9 OpAmp requirements Supply voltage: 5V Current drive capability: > 4.8mA + current through feedback network Output saturation source/sink: < 0.25V - total output biasing error voltage 67 (c) 2020 A.J.M. Montagne

  39. Voltage and current drive capability Load drive requirements Load signal voltage: 4.5V pp Maximum rate of change @ 100kHz sine wave, 4.5V pp : 1.41 V/us Maximum load current @ 100kHz sine wave, 4.5Vpp, 3.4nF: 4.8mA Quiescent output voltage: 2.5V Supply requirements + Sourcing output saturation Minimum CM input to positive supply Supply voltage: 5V - No power consumption requirements { + Biasing errors take a part of the - + - CM input voltage budget for the total voltage drop range Minimum CM input to negative supply Sinking output saturation Biasing concept with AC coupling As presented in Chapter 9 OpAmp requirements Supply voltage: 5V Current drive capability: > 4.8mA + current through feedback network Output saturation source/sink: < 0.25V - total output biasing error voltage 68 (c) 2020 A.J.M. Montagne

  40. Biasing errors 69 (c) 2020 A.J.M. Montagne

  41. Biasing errors + - + - + - 70 (c) 2020 A.J.M. Montagne

  42. Biasing errors Contributions to biasing errors: + - + - + - 71 (c) 2020 A.J.M. Montagne

  43. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - + - + - 72 (c) 2020 A.J.M. Montagne

  44. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - - Resistor tolerances + - + - 73 (c) 2020 A.J.M. Montagne

  45. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - - Resistor tolerances + - Bias current OpAmp - + - 74 (c) 2020 A.J.M. Montagne

  46. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - - Resistor tolerances + - Bias current OpAmp - O ff set current OpAmp - + - 75 (c) 2020 A.J.M. Montagne

  47. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - - Resistor tolerances + - Bias current OpAmp - O ff set current OpAmp - - O ff set voltage OpAmp + - 76 (c) 2020 A.J.M. Montagne

  48. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - - Resistor tolerances + - Bias current OpAmp - O ff set current OpAmp - - O ff set voltage OpAmp Interaction with other performance aspects: + - 77 (c) 2020 A.J.M. Montagne

  49. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - - Resistor tolerances + - Bias current OpAmp - O ff set current OpAmp - - O ff set voltage OpAmp Interaction with other performance aspects: - Noise: + - 78 (c) 2020 A.J.M. Montagne

  50. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - - Resistor tolerances + - Bias current OpAmp - O ff set current OpAmp - - O ff set voltage OpAmp Interaction with other performance aspects: - Noise: + - Bandwidth: - 79 (c) 2020 A.J.M. Montagne

  51. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - - Resistor tolerances + - Bias current OpAmp - O ff set current OpAmp - - O ff set voltage OpAmp Interaction with other performance aspects: - Noise: + - Bandwidth: - Accuracy: - 80 (c) 2020 A.J.M. Montagne

  52. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - - Resistor tolerances + - Bias current OpAmp - O ff set current OpAmp - - O ff set voltage OpAmp Interaction with other performance aspects: - Noise: + - Bandwidth: - Accuracy: - - PSRR: 81 (c) 2020 A.J.M. Montagne

  53. Biasing errors Contributions to biasing errors: + - Supply voltage tolerance - - Resistor tolerances + - Bias current OpAmp - O ff set current OpAmp - - O ff set voltage OpAmp Interaction with other performance aspects: - Noise: + - Bandwidth: - Accuracy: - - PSRR: 82 (c) 2020 A.J.M. Montagne

  54. Biasing errors X1 O_dcVar (1) R2 R3 + (2) R4 (3) - (out) (4) R1 V1 83 (c) 2020 A.J.M. Montagne

  55. Biasing errors X1 Simpli fi ed result: O_dcVar (1) R2 R3 + (2) R4 (3) - (out) (4) R1 V1 84 (c) 2020 A.J.M. Montagne

  56. Biasing errors X1 Simpli fi ed result: O_dcVar (1) R2 R3 + (2) R4 (3) - (out) (4) R1 V1 85 (c) 2020 A.J.M. Montagne

  57. Biasing errors X1 Simpli fi ed result: O_dcVar (1) R2 R3 + (2) R4 (3) - (out) (4) R1 V1 86 (c) 2020 A.J.M. Montagne

  58. Bandwidth design 87 (c) 2020 A.J.M. Montagne

  59. Bandwidth design Determination of the required GB product of the OpAmp 88 (c) 2020 A.J.M. Montagne

  60. Bandwidth design Determination of the required GB product of the OpAmp Use the simplest model that provides this information: 89 (c) 2020 A.J.M. Montagne

  61. Bandwidth design Determination of the required GB product of the OpAmp Use the simplest model that provides this information: + - 90 (c) 2020 A.J.M. Montagne

  62. Bandwidth design Determination of the required GB product of the OpAmp Use the simplest model that provides this information: + + + - - - 91 (c) 2020 A.J.M. Montagne

  63. Bandwidth design Determination of the required GB product of the OpAmp Use the simplest model that provides this information: + + + - - - 92 (c) 2020 A.J.M. Montagne

  64. Bandwidth design 93 (c) 2020 A.J.M. Montagne

  65. Bandwidth design Evaluation of loop gain-poles product 94 (c) 2020 A.J.M. Montagne

  66. Bandwidth design Evaluation of loop gain-poles product + + + - - - + - 95 (c) 2020 A.J.M. Montagne

  67. Bandwidth design Evaluation of loop gain-poles product + + + - - - + - 96 (c) 2020 A.J.M. Montagne

  68. Bandwidth design Evaluation of loop gain-poles product + + + - - - + - 97 (c) 2020 A.J.M. Montagne

  69. Bandwidth design Evaluation of loop gain-poles product + + + - - - Achievable bandwidth B equals LP product: + - 98 (c) 2020 A.J.M. Montagne

  70. Bandwidth design Evaluation of loop gain-poles product + + + - - - Achievable bandwidth B equals LP product: + - 99 (c) 2020 A.J.M. Montagne

  71. Bandwidth design Evaluation of loop gain-poles product + + + - - - Achievable bandwidth B equals LP product: + - 100 (c) 2020 A.J.M. Montagne

Recommend

Structured Electronic Design Structured Electronic Design ET 8016 5 ECTS credits 1

Structured Electronic Design Structured Electronic Design ET 8016 5 ECTS credits 1

Structured Electronic Design Structured Electronic Design ET 8016 5 ECTS credits 1 Structured Electronic Design Structured Electronic Design Some keywords: Design methodology Analysis and Synthesis Applied network theory

855 views • 70 slides
Multi-Voltage Floorplan Design with Optimal Voltage Assignment Introduction Dilemma between

Multi-Voltage Floorplan Design with Optimal Voltage Assignment Introduction Dilemma between

Qian Zaichen, Evangeline F.Y. Young Department of CSE The Chinese University of Hong Kong Multi-Voltage Floorplan Design with Optimal Voltage Assignment Introduction Dilemma between delay &amp; power Power is proportional to Voltage

602 views • 29 slides
EDA - Electronic Design Automation or Electronic Design Assistance? NSF Workshop Electronic

EDA - Electronic Design Automation or Electronic Design Assistance? NSF Workshop Electronic

EDA - Electronic Design Automation or Electronic Design Assistance? NSF Workshop Electronic Design Automation Past, Present, and Future Andreas Kuehlmann NSF Workshop, July 8 9 2009 The Past The Vision of the Silicon Compiler

250 views • 11 slides
23 Action-Oriented Design Methods 1. Use Cases 2. Structured Analysis/Design (SA/SD) 3. Structured

23 Action-Oriented Design Methods 1. Use Cases 2. Structured Analysis/Design (SA/SD) 3. Structured

Fakultt Informatik, Institut fr Software- und Multimediatechnik, Lehrstuhl fr Softwaretechnologie 23 Action-Oriented Design Methods 1. Use Cases 2. Structured Analysis/Design (SA/SD) 3. Structured Analysis and Design Technique (SADT)

528 views • 32 slides
A STRUCTURED L IFE A STRUCTURED L IFE A STRUCTURED L IFE A STRUCTURED L IFE A STRUCTURED L IFE

A STRUCTURED L IFE A STRUCTURED L IFE A STRUCTURED L IFE A STRUCTURED L IFE A STRUCTURED L IFE

A STRUCTURED L IFE A STRUCTURED L IFE A STRUCTURED L IFE A STRUCTURED L IFE A STRUCTURED L IFE by Kirk Gittings Note: Kirk Gittings has been photographing the prehistor- coast, but m aking a real living as an art photographer ic,

1.16k views • 8 slides
1 Early Computers Were Made of Thousands of Identical Electronic Components II. Fine Control of

1 Early Computers Were Made of Thousands of Identical Electronic Components II. Fine Control of

Voltage-Gated Ion Channels in Voltage-Gated Ion Channels in Health and Disease Health and Disease jdk3 I. Multiple functions of voltage- gated ion channels Principles of Neural Science, chapter 9 II. Neurological diseases involving

259 views • 8 slides
26. Data-Oriented Design Methods 1) Jackson Structured Programming (JSP) and Jackson Structured

26. Data-Oriented Design Methods 1) Jackson Structured Programming (JSP) and Jackson Structured

Fakultt Informatik - Institut Software- und Multimediatechnik - Softwaretechnologie Prof. Amann - Softwaretechnologie II 26. Data-Oriented Design Methods 1) Jackson Structured Programming (JSP) and Jackson Structured Diagrams (JSD)

324 views • 20 slides
Timing Sign-off for Selective Voltage Binning Vladimir Zolotov*, Eric Foreman, Jeffrey Hemmett,

Timing Sign-off for Selective Voltage Binning Vladimir Zolotov*, Eric Foreman, Jeffrey Hemmett,

Timing Sign-off for Selective Voltage Binning Vladimir Zolotov*, Eric Foreman, Jeffrey Hemmett, Natesan Venkateswaran, Chandu Visweswariah* IBM Electronic Design Automation, USA *IBM T. J. Watson Research Center, USA March 6-7, 2014 TAU 2014,

733 views • 20 slides
ITS TIME TO SAVE Automatic voltage optimisers I IREM 49 POWER SUPPLY AND PROFESSIONAL USERS

ITS TIME TO SAVE Automatic voltage optimisers I IREM 49 POWER SUPPLY AND PROFESSIONAL USERS

48 IREM I Automatic voltage optimisers ECOSTAB AUTOMATIC VOLTAGE OPTIMISERS Automatic voltage stabilisation is a key function that sets Ecostab voltage optimisers apart from simple autotransformers, which also reduce voltage but cannot

438 views • 10 slides
APPLICATION ORIENTED DESIGN OF CABLES Mrs. Rohini Bhattacharyya, Dubai cables Ltd. Mr. Nawaf Al

APPLICATION ORIENTED DESIGN OF CABLES Mrs. Rohini Bhattacharyya, Dubai cables Ltd. Mr. Nawaf Al

APPLICATION ORIENTED DESIGN OF CABLES Mrs. Rohini Bhattacharyya, Dubai cables Ltd. Mr. Nawaf Al Mohaideb, Dubai cables Ltd. Product Range High Voltage Medium Voltage Low Voltage Fire Resistant Building Wire Control and Auxiliary Cable

810 views • 12 slides
A Structured VHDL Design Method Jiri Gaisler CTH / Gaisler Research Outline

A Structured VHDL Design Method Jiri Gaisler CTH / Gaisler Research Outline

A Structured VHDL Design Method Jiri Gaisler CTH / Gaisler Research Outline of lecture Traditional 'ad-hoc' VHDL design style Proposed structured design method Various ways of increasing abstraction level in synthesisable

954 views • 30 slides
Low Voltage I m aging Low Voltage SEM Low voltage scanning electron microscopy is distinctive

Low Voltage I m aging Low Voltage SEM Low voltage scanning electron microscopy is distinctive

Low Voltage I m aging Low Voltage SEM Low voltage scanning electron microscopy is distinctive because it differs in several significant ways from conventional SEM operation, and has specialized electron optical requirements Seeing is

395 views • 28 slides
ELECTRICAL AND ELECTRONIC EQUIPMENT LED LIGHTING SOLUTIONS TOOLS AND MOLDS DESIGN ELECTRONIC,

ELECTRICAL AND ELECTRONIC EQUIPMENT LED LIGHTING SOLUTIONS TOOLS AND MOLDS DESIGN ELECTRONIC,

ELECTRICAL AND ELECTRONIC EQUIPMENT LED LIGHTING SOLUTIONS TOOLS AND MOLDS DESIGN ELECTRONIC, PLASTIC, METAL LIC PRODUCTS AND SUBASAMBL I E S SUBCONTRACTING ELECTRICITY PRODUCTION AND SUPPLY ELECTRIC CAR CHARGING STATION 2 Management System

295 views • 28 slides
DESIGN OF LOW POWER VOLTAGE REGULATOR FOR RFID APPLICATIONS Josip Mikulic Niko Bako Adrijan

DESIGN OF LOW POWER VOLTAGE REGULATOR FOR RFID APPLICATIONS Josip Mikulic Niko Bako Adrijan

10.12.2015. UNIVERSITY OF ZAGREB FACULTY OF ELECTRICAL ENGINEERING AND COMPUTING DESIGN OF LOW POWER VOLTAGE REGULATOR FOR RFID APPLICATIONS Josip Mikulic Niko Bako Adrijan Baric MIDEM 2015, Bled Overview Introduction Voltage

409 views • 10 slides
FFI FFI Ferrie, Franzmann Industries LOW VOLTAGE SWITCHGEAR &amp; LOW VOLTAGE SWITCHBOARDS Low

FFI FFI Ferrie, Franzmann Industries LOW VOLTAGE SWITCHGEAR &amp; LOW VOLTAGE SWITCHBOARDS Low

Advances in Medium and Low Voltage Power Distribution ESS Metron Expo and Technical Seminars Presented By: Greg Pelster &amp; Robert Schmid FFI FFI Ferrie, Franzmann Industries LOW VOLTAGE SWITCHGEAR &amp; LOW VOLTAGE SWITCHBOARDS Low

568 views • 22 slides
Electronics Summary CS/ECE 5710/6710 Digital VLSI Design Voltage is a measure of electrical

Electronics Summary CS/ECE 5710/6710 Digital VLSI Design Voltage is a measure of electrical

Electronics Summary CS/ECE 5710/6710 Digital VLSI Design Voltage is a measure of electrical potential energy Current is moving charge caused by voltage Resistance reduces current flow Ohms Law: V = I R Energy (joules): work

121 views • 8 slides
Lecture 7: Logic design Binary digital logic circuits: Two voltage levels (ground and

Lecture 7: Logic design Binary digital logic circuits: Two voltage levels (ground and

Lecture 7: Logic design Binary digital logic circuits: Two voltage levels (ground and supply voltage) for 0 and 1 Built from transistors used as on/off switches Analog circuits not very suitable for generic computing Digital

411 views • 17 slides
Structured Prediction Introduction What is structured prediction? CS 6355: Structured Prediction

Structured Prediction Introduction What is structured prediction? CS 6355: Structured Prediction

Structured Prediction Introduction What is structured prediction? CS 6355: Structured Prediction Our goal today To define a Structure and Structured Prediction 1 What are structures? 2 Examples of structured data? 3 Examples of structured

661 views • 34 slides
Procera Plus Design, Drawing and calculation software for industrial low voltage installations

Procera Plus Design, Drawing and calculation software for industrial low voltage installations

GE Consumer &amp; Industrial Power Protection Procera Plus Design, Drawing and calculation software for industrial low voltage installations including distribution circuits ProceraPlus The new HD384 and R064-03 standards require that the

987 views • 61 slides
Introduction to structured VLSI design: Design for Test ERIK LARSSON Electronics is

Introduction to structured VLSI design: Design for Test ERIK LARSSON Electronics is

Introduction to structured VLSI design: Design for Test ERIK LARSSON Electronics is everywhere. .inside there is electronics System Integrated circuit Printed-circuit-board Building electronics Design specification P0 P1 P2 P3

1.14k views • 66 slides
1-port Thvenins theorem Apply a voltage and measure the current. Any two-terminal network

1-port Thvenins theorem Apply a voltage and measure the current. Any two-terminal network

Coping with complexity in Coping with complexity in engineering design: engineering design: Computer language models Circuit language models Primitives Primitives primitive data, primitive procedures resistor, voltage source

254 views • 4 slides
RTL Implementation 32 A 48 Y Introduction to Structured VLSI Design Y=A*B+C Recap on

RTL Implementation 32 A 48 Y Introduction to Structured VLSI Design Y=A*B+C Recap on

RTL Implementation 32 A 48 Y Introduction to Structured VLSI Design Y=A*B+C Recap on Processes, Signals, and Variables C B The content of the cloud is misty: we We have complete control (active chioice) Joachim Rodrigues can

551 views • 6 slides
The design of safe automotive electronic The design of safe automotive electronic systems

The design of safe automotive electronic The design of safe automotive electronic systems

EPFL Summer Reserach Institute 2007 July 3-21 2007 The design of safe automotive electronic The design of safe automotive electronic systems systems Some problems, solutions and open issues Some problems, solutions and open issues

879 views • 66 slides
EITF35: Introduction to Structured VLSI Design Introduction to FPGA design Rakesh Gangarajaiah

EITF35: Introduction to Structured VLSI Design Introduction to FPGA design Rakesh Gangarajaiah

EITF35: Introduction to Structured VLSI Design Introduction to FPGA design Rakesh Gangarajaiah Rakesh.gangarajaiah@eit.lth.se Slides from Chenxin Zhang and Steffan Malkowsky Department of Electrical and Information Technology, Lund University

354 views • 33 slides

More recommend