EE 201: Sequential logic in VHDL Steven Bell 14 February 2019 By - PowerPoint PPT Presentation

Nov 24, 2022 •140 likes •253 views

EE 201: Sequential logic in VHDL Steven Bell 14 February 2019 By the end of class today, you should be able to: Print debugging info using report and write / writeline Use a process block for combinational logic, sequential logic, or testbench

EE 201: Sequential logic in VHDL Steven Bell 14 February 2019
By the end of class today, you should be able to: Print debugging info using report and write / writeline Use a process block for combinational logic, sequential logic, or testbench code. Create latches and fl ip- fl ops using VHDL Build counters and other simple sequential circuits in VHDL
Printing debugging info report "hello, world!"; signal a : std_logic_vector(3 downto 0); report "A is " & std_logic_vector'image(a); (concatenation) (conversion to string)
Logging to a fi le variable l : line; write(l, string'("Hello, world!")); writeline(output, l)
Process block process (SENSITIVITY) is begin -- if/case/print go here end process;
Process block process (SENSITIVITY) is begin -- if/case/print go here end process; If sensitivity includes: Combinational logic all ↕ Flip- fl op / register clk ↑ clk ↑ + data ↕ Latch Nothing Testbench (continuous evaluation) Something else Bad things you probably didn't want.
Blocking vs non-blocking Real hardware is always non-blocking! So signals/outputs must be assigned with non-blocking assignments. Intermediate variables can have blocking assignments. process(all) is variable ab : std_logic; variable notbc : std_logic; begin ab := a and b; notbc := (not b) and c; y <= ab or notbc; end
Shift register On each clock cycle, shift the input into the lowest register
Practice time http://172.104.217.120:8000/
For Tuesday 1. Read the book (3.4) and complete the pre-class quiz 2. Complete online combinational problems Submit as provide hw2_5 by 11:59pm Saturday (2/16) 3. Complete online sequential problems Submit as provide hw3 by class time Tuesday (2/19) Hangouts o ffi ce hours on Monday?

Recommend

VHDL 3 Sequential Logic Circuits Reference: Roth/John Text: Chapter 2 VHDL Process

VHDL 3 Sequential Logic Circuits Reference: Roth/John Text: Chapter 2 VHDL Process Construct Allows conventional programming language structures to describe circuit behavior especially sequential behavior Process statements

468 views • 29 slides

Lecture 3 Sequential Logic Circuits Reference: Roth/John Text: Chapter 2 1 VHDL

Lecture 3 Sequential Logic Circuits Reference: Roth/John Text: Chapter 2 1 VHDL Process Construct Allows conventional programming language structures to describe circuit behavior especially sequential behavior Process

346 views • 23 slides

VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and

Chapter 2 Programmable Logic VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and programmable logic = best current solution for rapid design, implementation, testing, and documenting of complex digital

463 views • 11 slides

Hardware Design with VHDL Sequential Stmts ECE 443 Sequential Statements This slide set covers

Hardware Design with VHDL Sequential Stmts ECE 443 Sequential Statements This slide set covers the sequential statements and the VHDL process (do NOT con- fuse with sequential circuits ) Sequential statements are executed in sequence and allow a

709 views • 38 slides

Hardware Design with VHDL Sequential Circuit Design I ECE 443 Sequential Circuit Design:

Hardware Design with VHDL Sequential Circuit Design I ECE 443 Sequential Circuit Design: Principle Outline: Overview of sequential circuits Synchronous circuits Danger of synthesizing asynchronous circuit Inference of basic

952 views • 72 slides

Hardware Design with VHDL Sequential Circuit Design II ECE 443 Sequential Circuit Design:

Hardware Design with VHDL Sequential Circuit Design II ECE 443 Sequential Circuit Design: Practice Topics Poor design practice More counters Register as fast temporary storage Pipelining Synchronous design is the most

875 views • 75 slides

VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for

VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for synthesis General guidelines for hardware designers This lecture includes the content from: Nitin Yogi, Modelling for Synthesis with VHDL, Auburn

697 views • 52 slides

= Set Reset 0 S 0 R Q Q Q Q Sequential Logic 3 Sequential Logic 4 SR latch D latch

Processor: Data Path Components CS 251 Fall 2019 CS 240 Spring 2020 Principles of Programming Languages Foundations of Computer Systems Ben Wood Ben Wood Sequential Logic 2 1 3 Latch: CC-BY Rberteig@flickr and State Instruction ALU

591 views • 5 slides

Today: Verilog and Sequential Logic Today: Verilog and Sequential Logic T Flip-f lops S

Today: Verilog and Sequential Logic Today: Verilog and Sequential Logic T Flip-f lops S represent at ion of clocks - t iming of st at e changes S asynchronous vs. synchronous T Count ers (St at e Machines) S st ruct ural view (FFs

394 views • 5 slides

Sequential Circuits (2) Prof. Usagi Recap: Combinational v.s. sequential logic Combinational

Sequential Circuits (2) Prof. Usagi Recap: Combinational v.s. sequential logic Combinational logic The output is a pure function of its current inputs The output doesnt change regardless how many times the logic is triggered

630 views • 51 slides

Today: More Verilog and Sequential Logic Today: More Verilog and Sequential Logic T Finit e St

Today: More Verilog and Sequential Logic Today: More Verilog and Sequential Logic T Finit e St at e Machines and Verilog T Reasoning about Moore and Mealy machines S highlight -t he-arrows met hod T Example: Traf f ic Light Cont

327 views • 5 slides

UMBC A B M A L T F O U M B C I M Y O R T 1 (11/30/05) I E S R C E O V

Programmable Logic Devices Verilog VIII CMPE 415 Synthesis of Sequential Logic A Verilog description of sequential logic can be synthesized only if certain conditions are met. In general, the event control expression of a cyclic behavior must

509 views • 22 slides

Chapter 5 Synchronous Sequential Logic 5-1 Outline ! Sequential Circuits ! Latches ! Flip-Flops

Chapter 5 Synchronous Sequential Logic 5-1 Outline ! Sequential Circuits ! Latches ! Flip-Flops ! Analysis of Clocked Sequential Circuits ! State Reduction and Assignment ! Design Procedure 5-2 1 Sequential Circuits ! Consist of a

595 views • 30 slides

CENG 342 Digital Systems A Combinational Logic Circuit in VHDL Larry Pyeatt SDSM&T

CENG 342 Digital Systems A Combinational Logic Circuit in VHDL Larry Pyeatt SDSM&T Testbench VHDL code can be simulated in a computer to verify the correctness. After simulation, the code can be synthesized to a physical device. For

179 views • 16 slides

VHDL 2 Combinational Logic Circuits Reference: Roth/John Text: Chapter 2 Combinational logic

VHDL 2 Combinational Logic Circuits Reference: Roth/John Text: Chapter 2 Combinational logic -- Behavior can be specified as concurrent signal assignments -- These model concurrent operation of hardware elements entity Gates is port (a,

542 views • 20 slides

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program consists of a collection of design units , each of which is defined using three components Library and Package Declaration library IEEE; use

199 views • 15 slides

Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set

Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set covers Fundamental limitation of EDA software Realization of VHDL operator Realization of VHDL data type VHDL synthesis flow

511 views • 34 slides

Hardware Design with VHDL Finite State Machines ECE 443 Finite State Machines FSMs are

Hardware Design with VHDL Finite State Machines ECE 443 Finite State Machines FSMs are sequential machines with "random" next-state logic Used to implement functions that are realized by carrying out a sequence of steps -- commonly

794 views • 65 slides

Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set

Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set covers the components to a basic VHDL program, including lexical elements, program format, data types and operators A VHDL program consists of a

502 views • 34 slides

Combinational Logic (II) Prof. Usagi Recap: Combinational v.s. sequential logic Combinational

Combinational Logic (II) Prof. Usagi Recap: Combinational v.s. sequential logic Combinational logic The output is a pure function of its current inputs The output doesnt change regardless how many times the logic is triggered

1.33k views • 39 slides

Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the

Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the structural, physical and behavioral characteristics of digital systems. VHDL is used to attain several goals: Synthesis of digital systems.

539 views • 11 slides

VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally

Chapter 1 Introduction to VHDL VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally correct and well-documented VHDL code , intended for either simulation or synthesis, of any combinational or

245 views • 7 slides

Sequential Logic Design Process Control Flaxer Eli - Process Control Ch 2 - 1 Logic Devices

Chapter 2 Sequential Logic Design Process Control Flaxer Eli - Process Control Ch 2 - 1 Logic Devices Logic devices divide into two major types: Combinational Logic Current output depends on current input only Gates, decoders,

453 views • 7 slides

UMBC A B M A L T F O U M B C I M Y O R T 1 (12/1/04) I E S R C E O V U

Advanced VLSI Design Sequential Logic Design I CMPE 640 Concepts In sequential logic, the outputs depend not only on the inputs, but also on the preceding input values... it has memory. Memory can be implemented in 2 ways: Positive

181 views • 17 slides