Bit Error Rate Test of DHPT 1.0 Gigabit Serial Link Leonard Germic , - PowerPoint PPT Presentation

Sep 19, 2022 •313 likes •463 views

Bit Error Rate Test of DHPT 1.0 Gigabit Serial Link Leonard Germic , Carlos Marinas, Hans Krger and Norbert Wermes germic@physik.uni-bonn.de University of Bonn today, 2014 Content Gigabit Serial Link 1 Test Setup 2 Results 3

Bit Error Rate Test of DHPT 1.0 Gigabit Serial Link Leonard Germic , Carlos Marinas, Hans Krüger and Norbert Wermes germic@physik.uni-bonn.de University of Bonn today, 2014
Content Gigabit Serial Link 1 Test Setup 2 Results 3 germic@physik.uni-bonn.de 2 / 12
Gigabit Serial Link of DHPT 1.0 Facts: 1 . 6 GHz differential output programmable preemphasis off-chip 100 Ω matching resistors 1 . 2 V domain (VDD_CML, core voltage) germic@physik.uni-bonn.de 3 / 12
Why preemphasis Compensation of the attenuation of high frequency regime in the signals spectrum due to long distance transmission Increasing bandwidth Preventing single bit error Figure: Signal spectrum with preephasis. germic@physik.uni-bonn.de 4 / 12
Signal generation Preemphasis realization: Subtraction of signal S 1 with delayed signal S 2 . Two 8 bit DACs IDAC_CML_TX_BIAS and IDAC_CML_TX_BIASD One 2 bit DAC pll_cml_dly_sel S 1 ( t ) S 2 ( t ) S 2 ( t + dt ) S 1 − S 2 ( t + dt ) germic@physik.uni-bonn.de 5 / 12
Implementation Current Mode Logic Driver with programmable preemphasis Three parameters: IDAC_CML_TX_BIAS, IDAC_CML_TX_BIASD, pll_cml_dly_sel Same values of IDAC_CML_TX_BIAS and IDAC_CML_TX_BIASD do not correspond to same currents/differential voltage swing (differently sized current mirrors) germic@physik.uni-bonn.de 6 / 12
BERT Test setup 1 x Evaluation board XUPV5 − LX110t as DHH emulator 1 x Evaluation board XUPV5 − LX110t as Bit Error Rate Tester (IBERT, Xilinx) 2 x 15 m Infini band cables ... and a crazy ’handmade’ script germic@physik.uni-bonn.de 7 / 12
Figure: BERT Test system. Top board = DHH emulator, Buttom board = IBERT (Xilinx). germic@physik.uni-bonn.de 8 / 12
BERT Results - Good A and bad B case A B Figure: Red line indicates the BER thr of 10 − 6 germic@physik.uni-bonn.de 9 / 12
Optimal Working Point A B Figure: Sweep results at a threshold of BER thr = 10 − 6 . Higher is better - wider opening at BER thr germic@physik.uni-bonn.de 10 / 12
Optimal Working Point BEST Optimal working point BIAS = 15 , BIASD = 150 , dly = 0. germic@physik.uni-bonn.de 11 / 12
Thank you for your attention! germic@physik.uni-bonn.de 12 / 12
Sweep test These are NOT absolute BER values. NMOS of current mirrors saturate above DAC values ∼ 150 (Design bug) Figure: Plateau due to saturation of the current mirrors. germic@physik.uni-bonn.de 12 / 12

Recommend

DHPT 1.2 Status DEPFET-TB Sep 27. 2016 Status DHPT 1.2 has a major bug: On the 20 bit data

DHPT 1.2 Status DEPFET-TB Sep 27. 2016 Status DHPT 1.2 has a major bug: On the 20 bit data bus connecting the core to the serializer bits D[0], D[18], and D[19] are shorted to ground. The data link puts out invalid symbols rendering

427 views • 11 slides

Hochberg Multiple Test Procedure Under Negative Dependence Ajit C. Tamhane Northwestern

Preliminaries Conservative Simes Test Multivariate Uniform Distribution Models Error Rate Control for n = 2 Error Rate Control Hochberg Multiple Test Procedure Under Negative Dependence Ajit C. Tamhane Northwestern University Joint work with

491 views • 27 slides

PILOT SYSTEM for pxFED upgrade H. STEININGER ( HEPHY Vienna ) Pixel Upgrade Meeting,

PILOT SYSTEM for pxFED upgrade H. STEININGER ( HEPHY Vienna ) Pixel Upgrade Meeting, Grindelwald 30 August, 2012 CONNECTOR overview Test connectors serial link Gigabit Ethernet RUDP SLink replacement JTAG connector for progr. and

453 views • 10 slides

DHPT Link Optimization Leonard Germic University of Bonn July 2016

DHPT Link Optimization Leonard Germic University of Bonn July 2016 germic@physik.uni-bonn.de 1 Virtex 5/6 MGT Receiver specs and BER Height @ BER Width @ BER Width @ BER 1E-12 SP SP -0.5 0 0.5

475 views • 14 slides

Method for analytically calculating BER (bit error rate) in presence of non-linearity Gaurav

Method for analytically calculating BER (bit error rate) in presence of non-linearity Gaurav Malhotra Xilinx Outline Review existing methodology for calculating BER based on linear system analysis. Link model with ISI, Crosstalk,

195 views • 17 slides

Lecture 9: Wireless link layer: Lecture 9: Wireless link layer: error control and wrap-up error

Lecture 9: Wireless link layer: Lecture 9: Wireless link layer: error control and wrap-up error control and wrap-up Mythili Vutukuru CS 653 Spring 2014 Feb 3, Monday Error control Error control in the form of link layer retransmissions

379 views • 6 slides

1 Switch link-layer device: smarter than hubs, take active role store, forward Ethernet

The Data Link Layer Last time Our goals: link layer services understand principles error detection, correction behind data link layer services: multiple access protocols and LANs error detection, correction link layer

302 views • 18 slides

Serial Communications time. 3 4 Serial Interfaces Serial vs. Parallel Different from a

1 2 Serial Interfaces Embedded systems often use a serial interface to communicate with other devices. Serial implies that it sends or receives one bit at a Serial Communications time. 3 4 Serial Interfaces Serial vs. Parallel

225 views • 6 slides

Estimating the Error at Given Test Estimating the Error at Given Test Input Points for Linear

IASTED-NCI2004 Feb. 23-25, 2004 Estimating the Error at Given Test Estimating the Error at Given Test Input Points for Linear Regression Input Points for Linear Regression Masashi Sugiyama Fraunhofer FIRST-IDA, Berlin, Germany Tokyo

336 views • 21 slides

Introduction to Machine Learning Evaluation: Test Error Learning goals training error 0.06

Introduction to Machine Learning Evaluation: Test Error Learning goals training error 0.06 test error Underfitting, Overfitting, High Bias, Low Bias, Understand the definition of test 0.04 Low Variance High Variance MSE error 0.02

394 views • 8 slides

Link Layer 5.1 Introduction and 5.6 Hubs and switches services 5.7 PPP 5.2 Error

Link Layer 5.1 Introduction and 5.6 Hubs and switches services 5.7 PPP 5.2 Error detection 5.8 Link Virtualization: and correction ATM and MPLS 5.3Multiple access protocols 5.4 Link-Layer Addressing 5.5 Ethernet

602 views • 22 slides

Link Layer 5.1 Introduction and 5.6 Hubs and switches services 5.7 PPP 5.2 Error

Link Layer 5.1 Introduction and 5.6 Hubs and switches services 5.7 PPP 5.2 Error detection 5.8 Link Virtualization: and correction ATM 5.3Multiple access protocols 5.4 Link-Layer Addressing 5.5 Ethernet 5:

432 views • 9 slides

SPI Serial Port (in AVR Microcontrollers) Contents Serial communication with SPI Serial

Microprocessors , Lecture 7: SPI Serial Port (in AVR Microcontrollers) Contents Serial communication with SPI Serial communication programming in C Reference: Chapter 17 of the Mazidis book University of Tehran 2 Serial ports

470 views • 30 slides

= I v Network Layer - YEE Tcpoverwireless Last 1 mile . . . BER ( Bit error rate ) -

TCP complete Oct 15 : over wireless TCP - RED TCP - to end bottleneck bandwidth End - estimation ( plat pair ) = I v Network Layer - YEE Tcpoverwireless Last 1 mile . . . BER ( Bit error rate ) - . of hit error much big prob

168 views • 6 slides

Unit D time. Serial Communications D.3 D.4 Serial vs. Parallel Parallel Interfaces Serial

D.1 D.2 Serial Interfaces Embedded systems often use a serial interface to communicate with other devices. Serial implies that it sends or receives one bit at a Unit D time. Serial Communications D.3 D.4 Serial vs. Parallel

174 views • 6 slides

Computer Networks Chapter 2 Data Link Layer Issues CEN 5501C - Computer Networks - Spring

Computer Networks Chapter 2 Data Link Layer Issues CEN 5501C - Computer Networks - Spring 2007 - UF/CISE - Newman 1 LAN Properties Shared medium High data rate Low delay Low error rate Native broadcast support

657 views • 27 slides

1 Star topology Bus topology popular through mid 90s Now star topology prevails

876 views • 17 slides

EMC TEST REPORT DIRECTORY A) Documentation Directory 2 Test Standards 3 Address of the test

EMC TEST REPORT CE TEST REPORT Report Number : ETLE080619.495 Report issue date : July 21, 2008 Model / Serial No. : HWC-640 / NONE Multiple Model Name : HWC-630, HWC-650, HWC-660, HWC-680 Product Type : Hot & Cold Water Purifier

522 views • 35 slides

Speed Serial-Link Transmitter Designs Ikchan Jang 1 , Soyeon Joo 1 , SoYoung Kim 1 , Jintae Kim 2

Model-Based Synthesis of High- Speed Serial-Link Transmitter Designs Ikchan Jang 1 , Soyeon Joo 1 , SoYoung Kim 1 , Jintae Kim 2 , 1 College of Information and Communication Engineering, Sungkyunkwan University, Suwon, Korea 2 Department of

297 views • 25 slides

EMC TEST REPORT DIRECTORY A) Documentation Directory 2 Test Standards 3 Address of the test

EMC TEST REPORT CE TEST REPORT Report Number : ETLE070516.328 Report issue date : June 27, 2007 Model / Serial No. : ROMEO III / NONE Multiple Model Name : W2-360H, W2-340H, W2-300H, W2-310H Product Type : POU Water Cooler Applicant

612 views • 36 slides

RD53A Emulator and 64b/66b Serial Link Status Lev Kurilenko (levkur@uw.edu) University of

RD53A Emulator and 64b/66b Serial Link Status Lev Kurilenko (levkur@uw.edu) University of Washington LBL Instrumentation Progress Meeting June 16 2017 1 Emulator Block Diagram Emulator fully implemented, except Tx block Rx

257 views • 11 slides

5 Data Link Layer Data Link Layer Self-learning, Interconnecting switches Source: A Dest:

Data Link Layer Data Link Layer Hubs Switch physical- layer (dumb) repeaters: bits coming in one link go out all other links at same link-layer device: smarter than hubs, take rate active role all nodes connected to hub can

442 views • 5 slides

Chapter 5: The Data Link Layer Our goals: principles behind data link layer services:

Chapter 5: The Data Link Layer Our goals: principles behind data link layer services: error detection correction error detection, correction sharing a broadcast channel: multiple access link layer addressing reliable data

638 views • 41 slides

Test automation Whenever we alter our code, we should re-test Our collections of test cases

Test automation Whenever we alter our code, we should re-test Our collections of test cases can be substantial, and each test case can be large: manual testing is slow, error-prone Ideally, we would like a tool or script that lets us

186 views • 7 slides