w ireless interconnect and s ystem on chip overview
play

W ireless interconnect and S ystem-on-chip Overview Introduction - PowerPoint PPT Presentation

Jan 19, 2024 •187 likes •427 views

Universit degli Studi dellAquila Center of Excellence DEWS D esign methodologies for E mbedded controllers, W ireless interconnect and S ystem-on-chip Overview Introduction Main Research Topics Main Research Projects

  1. Università degli Studi dell’Aquila Center of Excellence DEWS D esign methodologies for E mbedded controllers, W ireless interconnect and S ystem-on-chip

  2. Overview • Introduction • Main Research Topics • Main Research Projects • Memberships • Contacts 2 DEWS

  3. Introduction

  4. Introduction • Center of Excellence DEWS  D esign methodologies for E mbedded controllers W ireless interconnect and http://dews.univaq.it S ystem-on-chip EECI NCS Member of Laboratory Start Artemis-IA 2011 2001 2003 2005 2007 2009 2015 2004 2006 2010 2000 2002 2008 Member of HiPEAC 2016 MIUR Call 4 DEWS

  5. Introduction • Center of Excellence DEWS  Research Lines 5 DEWS

  6. Main Research Topics (M3)

  7. Main Research Topics (M3) • Electronic System-Level HW/SW Co-Design • HW Profilers for Parallel Architectures on FPGA • Mixed-Criticality Systems • Wireless Sensor Networks 7 DEWS

  8. Main Research Topics (M3) Electronic System-Level HW/SW Co-Design

  9. Main Research Topics (M3) • Electronic System-Level HW/SW Co-Design HEPSYCODE  HW/SW Co-Design of Heterogeneous Parallel Dedicated/Embedded Systems System-Level Synthesis: Design Space Exploration  Concurrent Error Detection  Real-Time Constraints/Mixed-Criticality  Monitorability/Reconfigurability  System Reference Timing Behaviour Inputs Constraints Formal Verification Model  System-Level Flow Functional Simulation - Affinity - Timing - Size Technologies Library - Concurrency Co-Analysis -Processors - Load Co-Estimation -Memories - Bandwidth -Interconnections Design Space Exploration HW/SW Partitioning, Architectural Scheduling Timing Mapping and Constraints Directives Co-Simulation Architecture Definition Algorithm-Level Flow Hetrogeneous Parallel 9 Dedicated DEWS System

  10. Main Research Topics (M3) HW Profilers for Parallel Architectures on FPGA

  11. Main Research Topics (M3) • HW Profilers for Parallel Architectures on FPGA Distributed HW Profiling System  Support for offline/online  core core core monitoring and reconfigurability S S S S S S Platforms  Cache Cache Cache I/D I/D I/D S S S S S S 4-LOOP , A-LOOP  S S S S S S ARM , MicroBlaze , NIOS-II, LEON3  Global Global Controller Bridge monitor monitor S S S S S S S S SDRAM UART Network 11 DEWS

  12. Main Research Topics (M3) Mixed-Criticality Systems

  13. Main Research Topics (M3) • Mixed-Criticality Systems Hypervisor technologies for mixed-criticality multi-core platforms  PikeOS, Xtratum  ARM, LEON3, LEON4  Mixed-criticality Network-On-Chip  Ad-hoc HW mechanisms to support isolation  USER USER SUPERVISOR SUPERVISOR PARTITIONS PARTITIONS PARTITIONS PARTITIONS USER MODE USER MODE PARTITION 1 PARTITION 1 PARTITION 2 PARTITION 2 PARTITION 3 PARTITION 3 USER USER MODE MODE PARTITION 1 PARTITION 1 PARTITION 2 PARTITION 2 PARTITION 3 PARTITION 3 PIKEOS SYSTEM SOFTWARE PIKEOS SYSTEM SOFTWARE KERNEL KERNEL HYPERCALL INTERFACE HYPERCALL INTERFACE KERNEL KERNEL MODE MODE PIKEOS SEPARATION MICROKERNEL PIKEOS SEPARATION MICROKERNEL MODE MODE XTRATUM XTRATUM ARCHITECTURE ARCHITECTURE PLATFORM PLATFORM SUPPORT PACKAGE SUPPORT PACKAGE SUPPORT PACKAGE SUPPORT PACKAGE 13 DEWS

  14. Main Research Topics (M3) Wireless Sensor Networks

  15. Main Research Topics (M3) • Wireless Sensor Networks Basic technologies  HW  CrossBow/Memsic , Advanticsys , Texas Instruments , Atmel  SW  C/HAL , TinyOS , FreeRTOS , Contiki  Communication protocols  IEEE 802.15.4 ( 802.15.4e ), OpenZB , TinyAODV  Remote Lab and Testbed ( LabSMILING )  Up to 100 nodes remotely programmable and monitorable  WSN data collection and analysis  Communication protocols assessment  15 DEWS

  16. Main Research Topics (M3) • Wireless Sensor Networks Middlewares for WSN  Heterogeneous HW/SW/radio platforms  Mobile-agents based Virtual Machines  Support to IOT application development and deployment  Services  Indoor Localization  TinyGIS  Security  Cryptography  Intrusion Detection System  Technologies  TinyOS Agilla/Agilla2  IBM MoteRunner  DEWS MW (WIP)  16 DEWS

  17. Main Research Projects (M3)

  18. Main Research Projects (M3) • VISION (ERC-2009-StG 240555) [CLOSED] Video-oriented UWB-based Intelligent Ubiquitous Sensing  http://www.vision-ercproject.eu/  • SMILING (RIDITT 2009, national project) [CLOSED] SMart In home LIviNG  • PRESTO (Artemis-JU ASP 2010-269362) [CLOSED] ImProvements of industrial Real Time Embedded SysTems develOpment process  • CRAFTERS (Artemis-JU ASP 2011-295371) [CLOSED] ConstRaint and Application-driven Framework for Tailoring Embedded Real-time  Systems http://www.ecsi.org/crafters  18 DEWS

  19. Main Research Projects (M3) EMC 2 (Artemis-JU AIPP 2013-621429) [CLOSED] • Embedded Multi-Core systems for Mixed Criticality applications in dynamic and  changeable real-time environments http://www.artemis-emc2.eu/  • CASPER (H2020-MSCA-RISE-2014) [RUNNING] User-centric MW Architecture for Advanced Service Provisioning in Future  Networks http://gain.di.uoa.gr/casper/  • SAFECOP (ECSEL-JU RIA-2015) [RUNNING] Safe Cooperating Cyber-Physical Systems using Wireless Communication  http://www.safecop.eu/  19 DEWS

  20. Main Research Projects (M3) MEGAM@RT 2 (ECSEL-JU RIA-2016) [RUNNING] • MegaModelling at Runtime - scalable model-based framework for continuous  development and runtime validation of complex systems • AQUAS (ECSEL-JU RIA-2016) [RUNNING] Aggregated Quality Assurance for Systems  20 DEWS

  21. Memberships (M3)

  22. Memberships (M3) • Artemis Industry Association (Artemis-IA) Advanced Research & Technology for EMbedded Intelligent Systems  https://artemis-ia.eu/  • HSA Foundation Heterogeneous System Architecture  http://www.hsafoundation.com/  • HiPEAC European Network on High Performance and Embedded Architecture and  Compilation https://www.hipeac.net/  • TULIPP Advisory Board Towards Ubiquitous Low-Power Image Processing Platforms  http://tulipp.eu/  22 DEWS

  23. Contacts Luigi Pomante (Assistant Professor): luigi.pomante@univaq.it Marco Santic (Post-doc): marco.santic@univaq.it Giacomo Valente (PhD Student): giacomo.valente@graduate.univaq.it Vittoriano Muttillo (PhD Student): vittoriano.muttillo@graduate.univaq.it Walter Tiberti (PhD Student): walter.tiberti@graduate.univaq.it Center of Excellence DEWS - Università degli Studi dell’Aquila Via Vetoio- Coppito1, 67100 L’Aquila ITALY http://dews.univaq.it

Recommend

Multiband RF-Interconnect for Reconfigurable Network-on-Chip Communications Jason Cong

Multiband RF-Interconnect for Reconfigurable Network-on-Chip Communications Jason Cong

Multiband RF-Interconnect for Reconfigurable Network-on-Chip Communications Jason Cong (cong@cs.ucla.edu) Joint work with Frank Chang, Glenn Reinman and Sai-Wang Tam UCLA 1 Communication Challenges On-Chip Issues # Cores in

521 views • 18 slides
Addressing the System-on-a- Addressing the System-on-a- Chip Interconnect Woes Through Chip

Addressing the System-on-a- Addressing the System-on-a- Chip Interconnect Woes Through Chip

Addressing the System-on-a- Addressing the System-on-a- Chip Interconnect Woes Through Chip Interconnect Woes Through Communication-Based Design Communication-Based Design J. J. Rabaey, Rabaey, M. Sgroi Sgroi, M. Sheets, A. Mihal, K.

834 views • 47 slides
rMPI: Message Passing on Multicore Processors with On-Chip Interconnect 19. Oktober 2009

rMPI: Message Passing on Multicore Processors with On-Chip Interconnect 19. Oktober 2009

rMPI: Message Passing on Multicore Processors with On-Chip Interconnect 19. Oktober 2009 www.ntnu.no , rMPI: Message Passing on Multicore Processors with On-Chip Interconnect 2 Outline Background RAW microprocessor rMPI

490 views • 24 slides
Repeated On-Chip Interconnect Analysis and Evaluation of Delay, Power, and Bandwidth Metrics under

Repeated On-Chip Interconnect Analysis and Evaluation of Delay, Power, and Bandwidth Metrics under

Repeated On-Chip Interconnect Analysis and Evaluation of Delay, Power, and Bandwidth Metrics under Different Design Goals Ling Zhang 1 , Hongyu Chen 2 , Bo Yao 3 , Kevin Hamilton 4 , Chung-Kuan Cheng 1 1 University of California, San Diego, CA

193 views • 6 slides
Thinking outside of the chip Using co-design to optimize interconnect between IC, Package

Thinking outside of the chip Using co-design to optimize interconnect between IC, Package

Cl i ck t o edi t Mast er t i t l e st yl e Thinking outside of the chip Using co-design to optimize interconnect between IC, Package and PCB John Park Current Over-the-wall design process Cl i ck t o edi t Mast er t i t l e st

430 views • 18 slides
7 On-Chip Interconnection Networks Chip Multiprocessors (ACS MPhil) Robert Mullins

7 On-Chip Interconnection Networks Chip Multiprocessors (ACS MPhil) Robert Mullins

7 On-Chip Interconnection Networks Chip Multiprocessors (ACS MPhil) Robert Mullins Introduction Vast transistor budgets, but .... Poor interconnect scaling Pressure to decentralise designs Need to manage complexity and power

960 views • 63 slides
Hardwired networks on chip for FPGAs Kees Goossens (TUD, NXP) Muhammad Aqeel Wahlah (TUD) 2

Hardwired networks on chip for FPGAs Kees Goossens (TUD, NXP) Muhammad Aqeel Wahlah (TUD) 2

Hardwired networks on chip for FPGAs Kees Goossens (TUD, NXP) Muhammad Aqeel Wahlah (TUD) 2 overview applications network on chip FPGA key ideas hardwired NOC unified interconnect data coercion / type casting dynamic partial

408 views • 16 slides
RF-Interconnect for Communications On-Chip Frank Chang 1 , Jason Cong 2 , Glenn Reinman 2 Eran

RF-Interconnect for Communications On-Chip Frank Chang 1 , Jason Cong 2 , Glenn Reinman 2 Eran

RF-Interconnect for Communications On-Chip Frank Chang 1 , Jason Cong 2 , Glenn Reinman 2 Eran Socher 1 , Rocco Tam 1 Department of Electrical Engineering 1 Department of Computer Science 2 Current Trend in CMP - NoC ISSCC 2007: An 80-Tile

349 views • 17 slides
An Intra-Chip Free-Space Optical Interconnect Jing Xue , Alok Garg, Berkehan Ciftcioglu, Jianyun

An Intra-Chip Free-Space Optical Interconnect Jing Xue , Alok Garg, Berkehan Ciftcioglu, Jianyun

An Intra-Chip Free-Space Optical Interconnect Jing Xue , Alok Garg, Berkehan Ciftcioglu, Jianyun Hu, Shang Wang, Ioannis Savidis, Manish Jain, Rebecca Berman, Peng Liu, Michael Huang, Hui Wu, Eby Friedman, Gary Wicks, and Duncan Moore Department

520 views • 37 slides
Connectors: HiLo Interconnect Wednesday, October 04, 2017 Company Overview March 12, 2015

Connectors: HiLo Interconnect Wednesday, October 04, 2017 Company Overview March 12, 2015

Next Level Integration Next Level Integration Connectors: HiLo Interconnect Wednesday, October 04, 2017 Company Overview March 12, 2015 HiLo INTERCONNECT OVERVIEW BGA/LGA Socketing Module Interconnect Highs Lows Flexibility High

254 views • 23 slides
Current W ireless Router C Current W ireless Router C Traditional Routing requires 4 time

Current W ireless Router C Current W ireless Router C Traditional Routing requires 4 time

Analog Network Coding Sachin Katti Shyamnath Gollakota and Dina Katabi Current W ireless Router C Current W ireless Router C Traditional Routing requires 4 time slots Current W ireless Router C Traditional Routing requires 4 time slots

602 views • 31 slides
Free-Space Optical Interconnect: an Alternative Optical Domain Electrical Electrical Domain

Free-Space Optical Interconnect: an Alternative Optical Domain Electrical Electrical Domain

12/5/10 Initial Results of Prototyping a 3-D Integrated Intra-Chip Free-Space Optical Interconnect Berkehan Ciftcioglu, Rebecca Berman, Jian Zhang, Zach Darling, Alok Garg , Jianyun Hu, Manish Jain, Peng Liu, Ioannis Savidis, Shang Wang, Jing

607 views • 12 slides
Introduction Vast transistor budgets, but .... Poor interconnect scaling Pressure to

Introduction Vast transistor budgets, but .... Poor interconnect scaling Pressure to

Introduction Vast transistor budgets, but .... Poor interconnect scaling Pressure to decentralise designs 7 On-Chip Interconnection Networks Need to manage complexity and power Need for flexible/fault tolerant designs

405 views • 16 slides
Overview Overview Processors Interconnect Look at the 3 Japanese HPCs Examine the

Overview Overview Processors Interconnect Look at the 3 Japanese HPCs Examine the

Survey of Survey of High Performance Machines High Performance Machines Jack Dongarra University of Tennessee and Oak Ridge National Laboratory 1 Overview Overview Processors Interconnect Look at the 3 Japanese

522 views • 18 slides
SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif

SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif

SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif University of Technology Outline SoC Interconnect NoC Introduction NoC layers Typical NoC Router NoC Issues Switching

1.13k views • 86 slides
2015 CHIP Progress 2015 CHIP Overview In May-August 2015, Ottawa County developed its first

2015 CHIP Progress 2015 CHIP Overview In May-August 2015, Ottawa County developed its first

2015 CHIP Progress 2015 CHIP Overview In May-August 2015, Ottawa County developed its first Community Health Improvement Plan (CHIP) The most prevalent health issues according to the 2014 CHNA included: Access to Health Care

628 views • 40 slides
Compact Behavioural Modelling Behavioural Modelling Compact of Electromagnetic Effects of

Compact Behavioural Modelling Behavioural Modelling Compact of Electromagnetic Effects of

PBLM 1 Compact Behavioural Modelling Behavioural Modelling Compact of Electromagnetic Effects of Electromagnetic Effects in On- -Chip Interconnect Chip Interconnect in On Invited presentation at Invited presentation at MACSI- -NET

673 views • 33 slides
5 Chip Multiprocessors (II) Chip Multiprocessors (ACS MPhil) Robert Mullins Overview

5 Chip Multiprocessors (II) Chip Multiprocessors (ACS MPhil) Robert Mullins Overview

5 Chip Multiprocessors (II) Chip Multiprocessors (ACS MPhil) Robert Mullins Overview Synchronization hardware primitives Cache Coherency Issues Coherence misses Cache coherence and interconnects Directory-based

693 views • 52 slides
Interconnect Technologies for Clusters Interconnect approaches Cluster Computing WAN

Interconnect Technologies for Clusters Interconnect approaches Cluster Computing WAN

Cluster Computing Interconnect Technologies for Clusters Interconnect approaches Cluster Computing WAN infinite distance LAN Few kilometers SAN Few meters Backplane Not scalable Physical Cluster

759 views • 38 slides
RF-Interconnect RF-Interconnect and its Applications to and its Applications to NoC Design NoC

RF-Interconnect RF-Interconnect and its Applications to and its Applications to NoC Design NoC

RF-Interconnect RF-Interconnect and its Applications to and its Applications to NoC Design NoC Design NOCS Tutorial Course, NOC Tutorial Course, May 10 2009 y 10 2009 San Diego, California San Diego, Californ Frank Chang, Jason Cong and

426 views • 41 slides
Reliable and Efficient S ystem for Community Energy Solution PROF. BIKASH PAL, IM PERIAL

Reliable and Efficient S ystem for Community Energy Solution PROF. BIKASH PAL, IM PERIAL

Reliable and Efficient S ystem for Community Energy Solution PROF. BIKASH PAL, IM PERIAL COLLEGE LONDON, UK Overview Reliability and Efficient S ystem for Community Energy Solutions (RESCUES) is a medium size Academia-Industry partnership

189 views • 8 slides
I nnovative ultra- BRO adband ubiquitous W ireless communications through terahertz transceivers

I nnovative ultra- BRO adband ubiquitous W ireless communications through terahertz transceivers

Project Overview I nnovative ultra- BRO adband ubiquitous W ireless communications through terahertz transceivers iBROW iBROW 645369 www.ibrow-project.eu Presentation outline Key facts Consortium Motivation Project objective

455 views • 26 slides
Who are the Chip Doctors ? Since 1991 The Chip Doctors, LLC have been providing assistance to the

Who are the Chip Doctors ? Since 1991 The Chip Doctors, LLC have been providing assistance to the

M easure, A nalyze , C orrective action, and S ustainability In Search of Chip Quality & Financial Return for Biomass Products Confidential: Proprietary information that is Patented and Trade Marked by The Chip Doctors, LLC and Fiber-M, Inc.

1.2k views • 46 slides
COOL Interconnect COOL Interconnect Low Power Interconnection Technology Low Power

COOL Interconnect COOL Interconnect Low Power Interconnection Technology Low Power

COOL Interconnect COOL Interconnect Low Power Interconnection Technology Low Power Interconnection Technology for Scalable 3D LSI Design for Scalable 3D LSI Design Marco Chacin, Hiroyuki Uchida, Michiya Hagimoto, Takashi Miyazaki, Takeshi

267 views • 15 slides

More recommend