Processor Architecture: Current Trends A B Transfer a truckload at - PowerPoint PPT Presentation

Jan 25, 2023 •329 likes •446 views

Processor Architecture: Current Trends A B Transfer a truckload at a time from A to B Processor Architecture: Current Trends A B Make it more powerful Faster: Engine, Lighter, Wheels, .. Bigger: More work per trip Processor

Processor Architecture: Current Trends A B Transfer a truckload at a time from A to B
Processor Architecture: Current Trends A B Make it more powerful Faster: Engine, Lighter, Wheels, ….. Bigger: More work per trip
Processor Architecture: Current Trends A B Evolutionary improvements in technology reach their limit Frequency Make it more powerful Power Pipeline depth Faster: Engine, Lighter, Wheels, …. Bigger: More work per trip. Insufficient work
Processor Architecture: Current Trends • Instruction Level Parallelism (ILP)  Concurrency between instructions in a single program  Application is oblivious to underlying parallelism • Hardware mechanisms and compiler optimizations  Simple Instruction Pipelining  Advanced Pipelining Techniques  Superscalar and VLIW architectures Inflection Point: Current ILP-based designs have reached a plateau • Power Wall • Memory Wall • Implicit Parallelism Wall •
Processor Architecture: Current Trends A B Get a fleet of trucks Increase Throughput Rate of package delivery
Processor Architecture: Current Trends A B Multiple cores on a chip Get a fleet of trucks Cores are simple Great if coordination between cores is small
Processor Architecture: Current Trends • Explicit Parallelism Software ( application, compiler, run-time) aware of parallelism Data Level Parallelism (DLP) •  Identical operations on elements of large arrays (vectors)  Vector or Array Processors  GPUs Thread Level Parallelism (TLP) •  Applications with multiple cooperating or independent threads  Multithreaded Processors  Chip Multiprocessors Process Level Parallelism •  Scalable Multiprocessors, Clusters (Established technology) Application Level Parallelism • • Virtualization, Cloud Computing?
Processor Architecture: Current Trends A B Move a single package from A to B Having multiple trucks does not help Task cannot be obviously parallelized High Performance Scalar Processor Interested in reducing the time for a non-decomposable task Reduce Latency
Memory Subsystem • Memory Hierarchy is key to performance • Latency Hiding • Caching principles  Cache organization  Multi-level caching • Virtual Memory • Interaction of Caching and Virtual Memory • Multiprocessor Cache Coherence • Memory Consistency
I/O Subsystem Storage : Evolution from Systems to Service • Direct or Server-Attached Storage: • • Storage devices : Disk Drives, SSDs, MEMS … • Interconnect protocols (IDE, SATA, SCSI, ..) Networked Storage • • Storage Arrays • Array Virtualization • Storage Area Networks (SAN), Networked Attached Storage (NAS) • Protocols: Fiber Channel, iSCSI, RDMA Fault Tolerance: • • RAID Arrays, Replication, Erasure Codes for Multiple errors Storage as a Service: Amazon S3, Google G-Drive, Apple, … • • Isolation and Performance Guarantees Interconnect • Bus systems • Point-to-point interconnect • Switched fabrics • Cluster interconnects •

Recommend

Systems Architecture The ARM Processor The ARM Processor p. 1/14 The ARM Processor ARM:

Systems Architecture The ARM Processor The ARM Processor p. 1/14 The ARM Processor ARM: Advanced RISC Machine First developed in 1983 by Acorn Computers ARM Ltd was formed in 1988 to continue development Advantages of the ARM

391 views • 14 slides

MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the

MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the Harris/Weste book Drawn from Patterson & Hennessy MIPS is a 32-bit architecture with 32 registers Based on the MIPS-like processor from

339 views • 6 slides

CS356 : Discussion #14 Processor Architecture Marco Paolieri (paolieri@usc.edu) Illustrations

CS356 : Discussion #14 Processor Architecture Marco Paolieri (paolieri@usc.edu) Illustrations from CS:APP3e textbook Processor Families Instruction Set Architecture (ISA) Instructions supported by a processor (and their byte-level encoding).

432 views • 30 slides

Processor Architecture 2 Lab Schedule Ac=vi=es Assignments

Computer Systems and Networks ECPE 170 Jeff Shafer University of the Pacific Processor Architecture 2 Lab Schedule Ac=vi=es Assignments

417 views • 38 slides

Outline Design Partitioning MIPS Processor Example Architecture Microarchitecture

Introduction to CMOS VLSI Design Lecture 2: MIPS Processor Example David Harris Harvey Mudd College Spring 2004 Outline Design Partitioning MIPS Processor Example Architecture Microarchitecture Logic Design

823 views • 22 slides

Instruction Set Architecture C P U C oprocessor 1 (FP U ) of R egiste rs R egisters $ 0 $0

MIPS Processor CSE 675.02: Introduction to Computer Architecture M em ory Instruction Set Architecture C P U C oprocessor 1 (FP U ) of R egiste rs R egisters $ 0 $0 MIPS Processor $31 $ 31 Control A rithm etic M ultiply Logic unit

70 views • 6 slides

Hardware Architecture of the Cell Broadband Engine Processor LOGO Presented by Wei Wei,

Hardware Architecture of the Cell Broadband Engine Processor LOGO Presented by Wei Wei, 04/20/2009 The CELL/B.E. processor The Cell Broadband Enginee (Cell/B.E.) processor is the first implementation of a new multiprocessor family conforming to

470 views • 22 slides

Intro This talk will focus on Cell processor Cell Broadband Engine Architecture (CBEA)

Intro This talk will focus on Cell processor Cell Broadband Engine Architecture (CBEA) Power Processing Element (PPE) Synergistic Processing Element (SPE) Current implementations Sony Playstation 3 (1 chip with 6 SPEs)

709 views • 23 slides

Current Trends and Issues in Current Trends and Issues in Public Warning Public Warning

I nternational Telecom m unication Union ITU-T Keynote Address Geneva, 19 Oct 2006 Current Trends and Issues in Current Trends and Issues in Public Warning Public Warning Activities in the Private S ector Tony Rutkowski, VeriS ign VP

579 views • 13 slides

Blackfin Processor Architecture Processor Architecture Blackfin Instructor: Prof. Andy Wu

Graduate Institute of Electronics Engineering, NTU Blackfin Processor Architecture Processor Architecture Blackfin Instructor: Prof. Andy Wu ACCESS IC LAB ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Introduction

576 views • 56 slides

Processor Architecture Past Present Future Steve Wallach swallachatconveycomputer.com

Processor Architecture Past Present Future Steve Wallach swallachatconveycomputer.com Discussion What has happened in the past Instruction Set Architecture Logical Address Space Compilers What technology

557 views • 32 slides

MIPS Architecture w Example: subset of MIPS processor architecture n Drawn from Patterson

An Example: MIPS From the Harris/Weste book Based on the MIPS-like processor from the Hennessy/Patterson book MIPS Architecture w Example: subset of MIPS processor architecture n Drawn from Patterson & Hennessy w MIPS is a 32-bit

409 views • 20 slides

MIPS Architecture Example: subset of MIPS processor architecture Drawn from Patterson

An Example: MIPS From the Harris/Weste book Based on the MIPS-like processor from the Hennessy/Patterson book MIPS Architecture Example: subset of MIPS processor architecture Drawn from Patterson & Hennessy MIPS is a 32-bit

356 views • 16 slides

1 Common Features in NPs NP Architectural Challenges Application-specific architecture

Outline Introduction Application Partitioning Generic Networking Equipment Introduction to Network Processors Network Processor Focus Network Processor Challenges Fitting the Architecture to the Problem Space

385 views • 13 slides

Processor Pipeline Instructor: Nima Honarmand Spring 2015 :: CSE 502 Computer Architecture

Spring 2015 :: CSE 502 Computer Architecture Processor Pipeline Instructor: Nima Honarmand Spring 2015 :: CSE 502 Computer Architecture Processor Datapath Spring 2015 :: CSE 502 Computer Architecture The Generic Instruction Cycle

1.34k views • 52 slides

Embedded systems & the Nios II soft core processor A Nios II processor system I equivalent to

Embedded systems & the Nios II soft core processor A Nios II processor system I equivalent to a microcontroller or System on a chip (SoC) The Nios II processor family consits of two configurable 32-bit Harvard architecture cores Fast (/f

121 views • 10 slides

PROCESSOR DEVELOPMENT THE FREE AND OPEN RISC INSTRUCTION SET ARCHITECTURE Codasip is the

ENHANCED TOOLS FOR RISC-V PROCESSOR DEVELOPMENT THE FREE AND OPEN RISC INSTRUCTION SET ARCHITECTURE Codasip is the leading provider of RISC-V processor IP Codasip Bk : A portfolio of RISC-V processors Uniquely providing design automation tools

318 views • 9 slides

Transfer United: Partnerships to Foster Transfer Student Success Tuesday, November 5 th

Transfer United: Partnerships to Foster Transfer Student Success Tuesday, November 5 th (3:35pm-4:25pm) Annice Fisher, Transfer Student Retention Coordinator Danny Hall, Residence Coordinator Overview Transfer Student Trends Transfer

644 views • 30 slides

Where are We Now? The Five Classic Components of Computer System Architecture a Computer

Where are We Now? The Five Classic Components of Computer System Architecture a Computer Processor Part II Processor Input Control Memory Chalermek Intanagonwiwat Datapath Output Todays Topic: Designing the Slides courtesy of

268 views • 9 slides

Input-output I/O is very much architecture dependent I/O requires cooperation between

Input-output I/O is very much architecture dependent I/O requires cooperation between processor that issues I/O command (read, write etc.) buses that provide the interconnection between processor, memory and I/O devices I/O

385 views • 12 slides

Trends in Academic Technology Transfer Abram Goldfinger Executive Director Industrial

New York University Trends in Academic Technology Transfer Abram Goldfinger Executive Director Industrial Liaison/Technology Transfer Mission Statement To promote the commercial development of NYU technologies into products to benefit

474 views • 18 slides

ICS 233 ICS 233 ICS 233 ICS 233 Computer Architecture & Computer Architecture &

ICS 233 ICS 233 ICS 233 ICS 233 Computer Architecture & Computer Architecture & Assembly Language Assembly Language MI PS MI PS PROCESSOR PROCESSOR I NSTRUCTI ON SET I NSTRUCTI ON SET Lecture Slides on Computer 1 Architecture

478 views • 35 slides

Assembly Language Programming Processor architecture Zbigniew Jurkiewicz, Instytut Informatyki UW

Assembly Language Programming Processor architecture Zbigniew Jurkiewicz, Instytut Informatyki UW October 10, 2017 Zbigniew Jurkiewicz, Instytut Informatyki UW Assembly Language Programming Processor architecture Processor architecture Also

463 views • 30 slides

Designing a Pipelined Processor Computer System Architecture Go back and examine your

Designing a Pipelined Processor Computer System Architecture Go back and examine your datapath Pipelining Part II and control diagram associated resources with states ensure that flows do not conflict, or Chalermek Intanagonwiwat

328 views • 8 slides