of Chip Design 13 th September - D&R IPSoC 2018, Shanghai Samir - PowerPoint PPT Presentation

Jan 21, 2024 •437 likes •530 views

The Changing Techonomics of Chip Design 13 th September - D&R IPSoC 2018, Shanghai Samir Patel - CEO Sankalp Semiconductor Industry Trends Se Semic iconductor Units its Vrs Revenue 1200 Industry to find newer 1000 efficiency models

The Changing Techonomics of Chip Design 13 th September - D&R IPSoC 2018, Shanghai Samir Patel - CEO Sankalp Semiconductor
Industry Trends Se Semic iconductor Units its Vrs Revenue 1200 Industry to find newer 1000 efficiency models 800 • Do more with less 600 • Address Just-in-Time needs 400 200 0 1975 1980 1985 1990 1995 2000 2005 2010 2015 2020 Billions of Units Revenue ($) Billions
Wide Selection of Technology & Node Growing Number of Design Starts • Basic SoC design starts in the consumer segment are expected to grow at a 19 percent CAGR • Industrial IoT ASIC design starts are projected to grow by 25 percent through 2021 SMIC SMIC Source: Semico report SMIC SMIC Manufacturing choice explosion SMIC SMIC SMIC Source: ARM, SMIC internal studies
ASoC Explosion I2C Medical SPI DAC Automotive SD GPIO Control Systems PWM Human interface ADC Sensor / 13C Actuator App SW Interface HW Accelerators Security Special IP DSP ASOC Wireless CPU / DSP Communication Protocols CoAP LWM2M
Market Drivers & Industry Response Market Drivers Industry response • Variety explosion • Preference for building System • IoT, AI, Cloud & 5G on Chip (SoC) • Just-in-Time demand • Emphasis on REUSE • Huge increase in demand in China • Contract Design
Need for Accelerated Time to Market ASoC Companies Systems Companies • Derivatives – Size reduction, product line • End-to-End Chip Design management, features enhancement • Enabling through out the chip ecosystem • IP & IP Customization Services – Porting • Test Vehicles to newer technologies nodes • Prototyping & Fabrication
Your ASoC Realization Partner Cooperative business models SPEC Definition to help solve your problems RTL Design & Verification SoC Implementation IP Choice Analog & Mixed Signal Design Custom Layout and Place & Route Technology Foundation & Foundry Interface Validation & Characterization
Thank You

Recommend

SoC Design Lecture 10: On-Chip Interconnection Networks Lecture 10: On Chip Interconnection

SoC Design Lecture 10: On-Chip Interconnection Networks Lecture 10: On Chip Interconnection Networks Shaahin Hessabi Department of Computer Engineering g g Sharif University of Technology Signal Transmission on SoC We focus on global wires

800 views • 66 slides

ASIC Chip Layout with UofU Cadence Design Kit References: Erik Brunvand, Digital VHDL Chip

ASIC Chip Layout with UofU Cadence Design Kit References: Erik Brunvand, Digital VHDL Chip Design with Cadence and Synopsys CAD Tools Cadence Virtuoso User Manual Setup for NCSU/UofU ami06 .bashrc environment variables # Set up

668 views • 64 slides

BUFFERS (PADS) DESIGN IN IC COMMUNICATIONS Venkata Reddy Kolagatla Chip-Centre Chip-Centre,

INTRODUCTION TO IO BUFFERS (PADS) DESIGN IN IC COMMUNICATIONS Venkata Reddy Kolagatla Chip-Centre Chip-Centre, CDAC Bangalore Topics Covered Basic Block diagram of IO communication Introduction to IOs Buffered Vs Unbuffered

544 views • 39 slides

System-on-Chip Design On-Chip Buses Hao Zheng Comp Sci & Eng U of South Florida 1

System-on-Chip Design On-Chip Buses Hao Zheng Comp Sci & Eng U of South Florida 1 Elements of a Shared Bus Segments connected by bridges. Bridges convert transac?ons on one segment to transac?ons on another segment Masters

371 views • 21 slides

Data Criticality in Network-On-Chip Design Joshua San Miguel Natalie Enright Jerger

Data Criticality in Network-On-Chip Design Joshua San Miguel Natalie Enright Jerger Network-On-Chip Efficiency Efficiency is the ability to produce results with the least amount of waste. Wasted time NoC accounts for 30-70% of on-chip data

982 views • 85 slides

System-on-Chip Design HW/SW Interfaces and Communica;ons Hao Zheng Comp Sci & Eng U of

System-on-Chip Design HW/SW Interfaces and Communica;ons Hao Zheng Comp Sci & Eng U of South Florida 1 System Structural Model Mem CPU P1 P2 Arbiter Bridge P3 P5 P4 HW HW 2 Basic Elements of HW/SW Interfaces 1. On-chip

235 views • 22 slides

System-on-Chip Design Microprocessor Interfaces Hao Zheng Comp Sci & Eng U of South Florida

System-on-Chip Design Microprocessor Interfaces Hao Zheng Comp Sci & Eng U of South Florida 1 Basic Elements of HW/SW Interfaces 1. On-chip communica>on fabrics, ex. buses 2 Memory Mapped Interfaces To resolve simultaneous writes

722 views • 25 slides

HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW Xi Chen, John Wilson, John

HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray Agenda Problems of On-chip Global Signaling Channel Design Considerations Multi-hop Serial-links:

444 views • 20 slides

ChIP-seq data analysis 04-05-12 Outlook Friday 04-05-12: Next-generation sequencing

ChIP-seq data analysis 04-05-12 Outlook Friday 04-05-12: Next-generation sequencing ChIP-seq experimental design ChIP-seq data analysis: Mapping of sequenced reads to a reference geneome Peak calling

693 views • 43 slides

DLL design Herve Grabas 2 3rd Chip Review 4/28/2010 Overall presentation The DLL will

1 3rd Chip Review 4/28/2010 DLL design Herve Grabas 2 3rd Chip Review 4/28/2010 Overall presentation The DLL will allow us to have a controlled sampling rate. Provide us a cleaner sampling window No dead zone of sampling ( if

715 views • 20 slides

Digital System on Chip (SoC) Computer-Aided Design Flow ELEC 4200 Digital Systems Design

Digital System on Chip (SoC) Computer-Aided Design Flow ELEC 4200 Digital Systems Design Victor P . Nelson Progress of State of the Art Year Integration Level # devices Function 1938-46 Electromagnetic relays 1 1943-54 Vacuum

627 views • 16 slides

Thinking outside of the chip Using co-design to optimize interconnect between IC, Package

Cl i ck t o edi t Mast er t i t l e st yl e Thinking outside of the chip Using co-design to optimize interconnect between IC, Package and PCB John Park Current Over-the-wall design process Cl i ck t o edi t Mast er t i t l e st

430 views • 18 slides

System-on-Chip Design Introduc6on Hao Zheng Computer Science & Engineering U of South

System-on-Chip Design Introduc6on Hao Zheng Computer Science & Engineering U of South Florida Standard Methodology for IC Design System-level designers write a C or C++ model WriAen in a stylized, hardware-like form SomeEmes

1.08k views • 58 slides

Who are the Chip Doctors ? Since 1991 The Chip Doctors, LLC have been providing assistance to the

M easure, A nalyze , C orrective action, and S ustainability In Search of Chip Quality & Financial Return for Biomass Products Confidential: Proprietary information that is Patented and Trade Marked by The Chip Doctors, LLC and Fiber-M, Inc.

1.2k views • 46 slides

SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif

SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif University of Technology Outline SoC Interconnect NoC Introduction NoC layers Typical NoC Router NoC Issues Switching

1.13k views • 86 slides

ESP4ML Platform-Based Design of System-on-Chip for Embedded Machine Learning Davide Giri

ESP4ML Platform-Based Design of System-on-Chip for Embedded Machine Learning Davide Giri Kuan-Lin Chiu Giuseppe di Guglielmo Paolo Mantovani DATE 2020 Luca P. Carloni ESP4ML Open-source design flow to build and program SoCs for ML

2.72k views • 26 slides

Hybrid Wireless Network on Chip: A New Paradigm in Multi-Core Design Partha Pratim Pande and

Hybrid Wireless Network on Chip: A New Paradigm in Multi-Core Design Partha Pratim Pande and Colleagues Outline Introduction Multi-core & Network-on-Chip paradigm Performance limitations of conventional planar NoCs Some

660 views • 32 slides

ASIC Physical Design Top-Level Chip Layout References: M. Smith, Application Specific Integrated

ASIC Physical Design Top-Level Chip Layout References: M. Smith, Application Specific Integrated Circuits , Chap. 16 Cadence Virtuoso User Manual Top-level IC design process Typically done before individual circuit block layouts

478 views • 34 slides

Design Made Easy Introducing the FT800 FT800, the first chip in the EVE Series of advanced

Design Made Easy Introducing the FT800 FT800, the first chip in the EVE Series of advanced graphic controllers EVE - Embedded Video Engine Think display design is difficult ? Current Intelligent Display Architecture o Current designs

480 views • 21 slides

System-on-Chip Design Transac5on-Level Modeling with SystemC Dr. Hao Zheng Comp. Sci & Eng.

System-on-Chip Design Transac5on-Level Modeling with SystemC Dr. Hao Zheng Comp. Sci & Eng. U of South Florida Mo5va5on Why use transac?on-level modeling and ESL languages? - Manage growing system complexity - Enable HW/SW co-design -

526 views • 36 slides

Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random

Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions G. Edward Suh, Charles W. ODonnell, Ishan Sachdev, and Srinivas Devadas Massachusetts Institute of Technology 1 New Security Challenges

356 views • 31 slides

How to Design Fast Asynchronous How to Design Fast Asynchronous Routers for Asynchronous Routers

How to Design Fast Asynchronous How to Design Fast Asynchronous Routers for Asynchronous Routers for Asynchronous On- -chip Networks chip Networks On Wei Song Supervisor: Doug Edwards Advanced Processor Technologies Group Advanced

526 views • 26 slides

Neuro-Inspired Processor Design for On-Chip Learning and Classification with CMOS and Resistive

Neuro-Inspired Processor Design for On-Chip Learning and Classification with CMOS and Resistive Synapses Jae-sun Seo School of ECEE, Arizona State University The 13 th Korea-U.S. Forum on Nanotechnology September 26, 2016 1 ML Literature

381 views • 10 slides

Architecture and Design Methodology for Autonomic Systems-on-Chip (ASoC) A. Bernauer, A.

Architecture and Design Methodology for Autonomic Systems-on-Chip (ASoC) A. Bernauer, A. Bouajila, J. Zeppenfeld, W. Stechele, O. Bringmann, A. Herkersdorf, W. Rosenstiel Universitt Tbingen Technische Universitt Mnchen FZI -

368 views • 26 slides