kairos incremental verification in high level synthesis
play

KAIROS: Incremental Verification in High-Level Synthesis through - PowerPoint PPT Presentation

Oct 19, 2023 •298 likes •838 views

ACM FMCAD, San Jose, USA KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design Luca Piccolboni, Giuseppe Di Guglielmo, and Luca P. Carloni Columbia University, NY, USA High-Level Synthesis (HLS)

  1. ACM FMCAD, San Jose, USA KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design Luca Piccolboni, Giuseppe Di Guglielmo, and Luca P. Carloni Columbia University, NY, USA

  2. High-Level Synthesis (HLS) Specification void void process( void void ) { int k = 0; int High-Level Synthesis for for (; k < 128; ++k) { // No unrolling c[k] = a[k] + b[k]; } } Area RTL Execution Time ACM FMCAD 2019, San Jose, USA 2 / 15

  3. High-Level Synthesis (HLS) Specification void void process( void void ) { int k = 0; int High-Level Synthesis for for (; k < 128; k += 2) { // Manual unrolling Manual Code c[k+0] = a[k+0] + b[k+0]; Manipulations c[k+1] = a[k+1] + b[k+1]; } Area } RTL Execution Time ACM FMCAD 2019, San Jose, USA 2 / 15

  4. High-Level Synthesis (HLS) Specification void void process( void void ) { int int k = 0; High-Level Synthesis for (; k < 128; ++k) for { HLS_LOOP_UNROLL(4); HLS Knobs c[k] = a[k] + b[k]; } } Area RTL Execution Time ACM FMCAD 2019, San Jose, USA 2 / 15

  5. High-Level Synthesis (HLS) Specification void void process( void void ) { int k = 0; int High-Level Synthesis for for (; k < 128; ++k) { HLS_LOOP_UNROLL(10); c[k] = a[k] + b[k]; } } Area RTL Execution Time ACM FMCAD 2019, San Jose, USA 2 / 15

  6. High-Level Synthesis (HLS) Specification void void process( void void ) { int int k = 0; High-Level Synthesis for for (; k < 128; ++k) { HLS_LOOP_UNROLL(10); How do we verify c[k] = a[k] + b[k]; } equivalence? } Area RTL Execution Time ACM FMCAD 2019, San Jose, USA 2 / 15

  7. Equivalence Checking in HLS 1. Which notion of equivalence should we use? Latency-Insensitive Equivalence [L. P. Carloni, CAV’99] 2. How do we formally check the equivalence? KAIROS attacks this problem How do we verify equivalence? Area RTL Execution Time ACM FMCAD 2019, San Jose, USA 3 / 15

  8. Latency-Insensitive Design (LID) Brief Introduction • LID separates computation from communication: a system is a set of computational processes that send and receive data through channels • The communication does not depend on the particular latencies of the channels • LID supports compositional design and verification (very useful for KAIROS!) [L. P. Carloni, CAV’99] ACM FMCAD 2019, San Jose, USA 4 / 15

  9. Latency-Insensitive Design (LID) LI Interface Producer Consumer Consumer Component #2 data N bits FIFO FIFO [L. P. Carloni, CAV’99] FIFO ACM FMCAD 2019, San Jose, USA 4 / 15

  10. Latency-Insensitive Design (LID) LI Interface ? Producer Consumer Consumer Component #2 data FIFO FIFO [L. P. Carloni, CAV’99] FIFO ACM FMCAD 2019, San Jose, USA 4 / 15

  11. Latency-Insensitive Design (LID) LI Interface Producer Consumer Consumer Component #2 data valid 1 FIFO FIFO [L. P. Carloni, CAV’99] FIFO ACM FMCAD 2019, San Jose, USA 4 / 15

  12. Latency-Insensitive Design (LID) LI Interface Producer Consumer Consumer Component #2 data valid 0 FIFO FIFO [L. P. Carloni, CAV’99] FIFO ACM FMCAD 2019, San Jose, USA 4 / 15

  13. Latency-Insensitive Design (LID) LI Interface Producer Consumer Consumer Component #2 data valid 1 ? FIFO FIFO [L. P. Carloni, CAV’99] FIFO ACM FMCAD 2019, San Jose, USA 4 / 15

  14. Latency-Insensitive Design (LID) LI Interface Producer Consumer Consumer Component #2 data valid 1 ready FIFO FIFO 0 [L. P. Carloni, CAV’99] FIFO ACM FMCAD 2019, San Jose, USA 4 / 15

  15. Latency-Insensitive Design (LID) LI Interface Producer Consumer Consumer Component #2 data valid 1 ready FIFO FIFO 1 [L. P. Carloni, CAV’99] FIFO ACM FMCAD 2019, San Jose, USA 4 / 15

  16. Latency-Insensitive Design (LID) LI Interface Producer Consumer Consumer Component #2 data LI Interface valid ready FIFO FIFO [L. P. Carloni, CAV’99] FIFO ACM FMCAD 2019, San Jose, USA 4 / 15

  17. Latency-Insensitive Design (LID) In High-Level Synthesis SC_MODULE M ready valid data LI Interface SC_MODULE N ACM FMCAD 2019, San Jose, USA 5 / 15

  18. Latency-Insensitive Design (LID) In High-Level Synthesis SC_MODULE M { SC_MODULE M void process1( void ) { … handshake(); } LI Interface void process2( void ) { … handshake(); } ready valid data } LI Interface SC_MODULE N ACM FMCAD 2019, San Jose, USA 5 / 15

  19. Latency-Insensitive Design (LID) In High-Level Synthesis SC_MODULE M { SC_MODULE M void process1( void ) { … handshake(); } LI Interface void process2( void ) { … handshake(); } ready valid data } LI Interface void process2( void ) { { HLS_REGION(“r1”); … } SC_MODULE N LI Interface { HLS_REGION(“r2”); … } } ACM FMCAD 2019, San Jose, USA 5 / 15

  20. Latency-Insensitive Design (LID) Notion of Equivalence Definition: Two signals are equivalent if they present the same ordered sequence of values, but possibly with different timing 5 data_1 1 valid_1 MODULE #1 ready_1 1 data_2 5 valid_2 1 MODULE #2 ready_2 1 Increasing time ACM FMCAD 2019, San Jose, USA 6 / 15

  21. Latency-Insensitive Design (LID) Notion of Equivalence Definition: Two signals are equivalent if they present the same ordered sequence of values, but possibly with different timing 5 5 5 8 data_1 1 0 0 1 valid_1 MODULE #1 ready_1 1 1 1 1 data_2 5 8 valid_2 1 1 MODULE #2 ready_2 1 1 Increasing time ACM FMCAD 2019, San Jose, USA 6 / 15

  22. Latency-Insensitive Design (LID) Notion of Equivalence Definition: Two signals are equivalent if they present the same ordered sequence of values, but possibly with different timing 5 5 5 8 8 91 data_1 1 0 0 1 0 1 valid_1 MODULE #1 ready_1 1 1 1 1 1 1 8 91 91 91 data_2 5 8 91 valid_2 1 1 0 1 1 1 1 MODULE #2 ready_2 1 1 0 0 1 0 0 Increasing time ACM FMCAD 2019, San Jose, USA 6 / 15

  23. Latency-Insensitive Design (LID) Notion of Equivalence Definition: Two signals are equivalent if they present the same ordered sequence of values ordered sequence of values, but possibly with different timing different timing 5 5 5 8 8 91 data_1 1 0 0 1 0 1 valid_1 MODULE #1 ready_1 1 1 1 1 1 1 8 91 91 91 data_2 5 8 91 valid_2 1 1 0 1 1 1 1 MODULE #2 ready_2 1 1 0 0 1 0 0 Increasing time ACM FMCAD 2019, San Jose, USA 6 / 15

  24. Contributions KAIROS: Incremental Verification in High-Level Synthesis throughLatency-Insensitive Design SC_MODULE M1 SystemC High-Level Synthesis module IMP_1; … end module Verilog ACM FMCAD 2019, San Jose, USA 7 / 15

  25. Contributions KAIROS: Incremental Verification in High-Level Synthesis throughLatency-Insensitive Design SC_MODULE M1 LI Interface SystemC High-Level Synthesis module IMP_1; LI Interface … end module Verilog ACM FMCAD 2019, San Jose, USA 7 / 15

  26. Contributions KAIROS: Incremental Verification in High-Level Synthesis throughLatency-Insensitive Design 1 SC_MODULE M1 SC_MODULE M1* Manipulate the code LI Interface LI Interface SystemC SystemC High-Level Synthesis High-Level Synthesis module IMP_1; module IMP_2; LI Interface LI Interface … end module Verilog … end module Verilog ACM FMCAD 2019, San Jose, USA 7 / 15

  27. Contributions KAIROS: Incremental Verification in High-Level Synthesis throughLatency-Insensitive Design 2 SC_MODULE M1 SC_MODULE M1* Modify the knobs Knobs LI Interface Knobs* LI Interface SystemC SystemC High-Level Synthesis High-Level Synthesis module IMP_1; module IMP_2; LI Interface LI Interface … end module Verilog … end module Verilog ACM FMCAD 2019, San Jose, USA 7 / 15

  28. Contributions KAIROS: Incremental Verification in High-Level Synthesis throughLatency-Insensitive Design 2 SC_MODULE M1 SC_MODULE M1* Modify the knobs Knobs LI Interface Knobs* LI Interface SystemC SystemC High-Level Synthesis High-Level Synthesis module IMP_1; module IMP_2; EQUIVALENT? LI Interface LI Interface … end module Verilog … end module Verilog ACM FMCAD 2019, San Jose, USA 7 / 15

  29. LID Compositionality SC_MODULE M SC_MODULE M void process1( void ) { void process1( void ) { { HLS_REGION(“r1*”); … } { HLS_REGION(“r1”); … } SystemC SystemC } } module M module M EQUIVALENT? module process1 module process1 module r1 ; … end module module r1* ; … end module Verilog Verilog … end module … end module ACM FMCAD 2019, San Jose, USA 8 / 15

  30. LID Compositionality SC_MODULE M SC_MODULE M void process1( void ) { void process1( void ) { { HLS_REGION(“r1*”); … } { HLS_REGION(“r1”); … } SystemC SystemC } } module M module M module process1 module process1 module r1 ; … end module module r1* ; … end module EQUIVALENT? Verilog Verilog … end module … end module ACM FMCAD 2019, San Jose, USA 8 / 15

  31. LID Compositionality [L. P. Carloni, CAV’99] Theorem: if we modify one module in a system, it is sufficient to prove the equivalence between the modified module and the original one to guarantee that the system functionality has not been affected by the modification. module M module M module process1 module process1 module r1 ; … end module module r1* ; … end module EQUIVALENT? LI Interface module r2 ; … end module module r2 ; … end module Verilog Verilog … end module … end module ACM FMCAD 2019, San Jose, USA 8 / 15

Recommend

High-Level Synthesis Creating Custom Circuits from High-Level Code Hao Zheng Comp Sci &amp; Eng

High-Level Synthesis Creating Custom Circuits from High-Level Code Hao Zheng Comp Sci &amp; Eng

High-Level Synthesis Creating Custom Circuits from High-Level Code Hao Zheng Comp Sci &amp; Eng University of South Florida 1 Existing Design Flow Register-transfer (RT) synthesis Specify RT structure (muxes, registers, etc) Allows

1.29k views • 70 slides
Synthesis, Verification, and Synthesis, Verification, and Inductive Learning Inductive Learning

Synthesis, Verification, and Synthesis, Verification, and Inductive Learning Inductive Learning

Synthesis, Verification, and Synthesis, Verification, and Inductive Learning Inductive Learning Sanjit A. Seshia EECS Department UC Berkeley Joint work with Susmit Jha (UTC) Dagstuhl Seminar Verified SW Working Group August 2014 July

661 views • 28 slides
IC3 and Beyond: Incremental, Inductive Verification Aaron R. Bradley ECEE, CU Boulder &amp;

IC3 and Beyond: Incremental, Inductive Verification Aaron R. Bradley ECEE, CU Boulder &amp;

IC3 and Beyond: Incremental, Inductive Verification Aaron R. Bradley ECEE, CU Boulder &amp; Summit Middle School IC3 and Beyond: Incremental, Inductive Verification 1/62 Induction Foundation of verification for 40+ years (Floyd, Hoare) To

1.16k views • 62 slides
Syntax-Guided Synthesis Rajeev Alur University of Pennsylvania 1 Program Verification Program

Syntax-Guided Synthesis Rajeev Alur University of Pennsylvania 1 Program Verification Program

Syntax-Guided Synthesis Rajeev Alur University of Pennsylvania 1 Program Verification Program P Specification S Verifier Proof of correctness or Witness of a bug 2 Classical Program Synthesis Specification S High Level WHAT

1.28k views • 59 slides
High-Level Synthesis Xilinx Vivado HLS Hao Zheng Comp Sci &amp; Eng University of South Florida

High-Level Synthesis Xilinx Vivado HLS Hao Zheng Comp Sci &amp; Eng University of South Florida

High-Level Synthesis Xilinx Vivado HLS Hao Zheng Comp Sci &amp; Eng University of South Florida 1 Reading The Zynq Book , chapter 14, 15 Vivado Design Suite Tutorial: High-Level Synthesis 2 Overview 3 4 5 6 Implementation

524 views • 26 slides
Towards Layout-Friendly High-Level Synthesis Jason Cong UCLA Bin Liu UCLA Peking University

Towards Layout-Friendly High-Level Synthesis Jason Cong UCLA Bin Liu UCLA Peking University

Towards Layout-Friendly High-Level Synthesis Jason Cong UCLA Bin Liu UCLA Peking University Guojie Luo Raghu Prabhakar UCLA Outline High-level synthesis and layout-friendly architecture Evaluation of the impact of high-level

719 views • 37 slides
Abstraction refinement and plan revision for control synthesis under high level specifications

Abstraction refinement and plan revision for control synthesis under high level specifications

Abstraction refinement and plan revision for control synthesis under high level specifications Pierre-Jean Meyer Dimos V. Dimarogonas KTH, Royal Institute of Technology July 12 th 2017 Outline Abstraction-based synthesis Global framework

603 views • 34 slides
Throughput Optimization for High-Level Synthesis Using Resource Constraints Peng Li 1 , 2

Throughput Optimization for High-Level Synthesis Using Resource Constraints Peng Li 1 , 2

Throughput Optimization for High-Level Synthesis Using Resource Constraints Peng Li 1 , 2 Louis-Nol Pouchet 3 , 2 Jason Cong 3 , 1 , 2 1 Center for Energy-efficient Computing and Application, Peking University 2 PKU/UCLA Joint Research

973 views • 27 slides
High Level Synthesis of GALS Systems Mahdi Jelodari Mamaghani

High Level Synthesis of GALS Systems Mahdi Jelodari Mamaghani

High Level Synthesis of GALS Systems Mahdi Jelodari Mamaghani and Jim D. Garside School of Computer Science University of Manchester, UK 17 th March

594 views • 20 slides
Formal Hardware Verification (some key ideas) Mary Sheeran Idealised Flow High level Not

Formal Hardware Verification (some key ideas) Mary Sheeran Idealised Flow High level Not

4/3/2008 Formal Hardware Verification (some key ideas) Mary Sheeran Idealised Flow High level Not formal 1 4/3/2008 Idealised Flow High level Not formal Equally high level Formal spec. Math, expressive logic Idealised Flow High level

402 views • 22 slides
for In-System Debug of High-Level Synthesis Circuits Jeffrey Goeders Steve Wilton 1 What this

for In-System Debug of High-Level Synthesis Circuits Jeffrey Goeders Steve Wilton 1 What this

2016-09-15 Quantifying Observability for In-System Debug of High-Level Synthesis Circuits Jeffrey Goeders Steve Wilton 1 What this talk is about Recent work: Software-level, in-system debugging of HLS circuits How do you measure the

403 views • 14 slides
Verification and Synthesis of Reactive Programs Overview of System Synthesis. Amir Pnueli

Verification and Synthesis of Reactive Programs Overview of System Synthesis. Amir Pnueli

Lecture 1: Overview of System Synthesis A. Pnueli Lectures Outline Verification and Synthesis of Reactive Programs Overview of System Synthesis. Amir Pnueli Fair Discrete Systems and their Computations. Model Checking Invariance and

309 views • 19 slides
LegUp High-Level Synthesis and its Commercialization Jason Anderson Workshop on Open-Source

LegUp High-Level Synthesis and its Commercialization Jason Anderson Workshop on Open-Source

1 LegUp High-Level Synthesis and its Commercialization Jason Anderson Workshop on Open-Source Design Automation (OSDA) March 29, 2019 https://janders.eecg.utoronto.ca http://legupcomputing.com Specifying Computations Write Software for a

476 views • 46 slides
COSMOS: Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators

COSMOS: Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators

ACM/IEEE CODES+ISSS 2017, Seoul, South Korea COSMOS: Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators Luca Piccolboni, Paolo Mantovani, Giuseppe Di Guglielmo, Luca Carloni Columbia University, New York,

624 views • 61 slides
A Highly Efficient and Comprehensive Image Processing Library for C ++ -based High-Level Synthesis

A Highly Efficient and Comprehensive Image Processing Library for C ++ -based High-Level Synthesis

A Highly Efficient and Comprehensive Image Processing Library for C ++ -based High-Level Synthesis M. Akif zkan, Oliver Reiche, Frank Hannig, and Jrgen Teich Hardware/Software Co-Design, Friedrich-Alexander University Erlangen-Nrnberg FSP

572 views • 45 slides
Leveraging Prior Knowledge for Effective Design-Space Exploration in High-Level Synthesis

Leveraging Prior Knowledge for Effective Design-Space Exploration in High-Level Synthesis

Universit della Svizzera italiana Leveraging Prior Knowledge for Effective Design-Space Exploration in High-Level Synthesis Authors: Lorenzo Ferretti 1 , Jihye Kwon 2 , Giovanni Ansaloni 1 , Giuseppe Di Guglielmo 2 , Luca Carloni 2 , Laura

642 views • 45 slides
Optimizing Remote Accesses for Offloaded Kernels Application to High-Level Synthesis for FPGA

Optimizing Remote Accesses for Offloaded Kernels Application to High-Level Synthesis for FPGA

Context and motivations (see ASAP10 paper) Communicating processes and double buffering Kernel off-loading with polyhedral techniques Optimizing Remote Accesses for Offloaded Kernels Application to High-Level Synthesis for FPGA

1.31k views • 86 slides
Numerical Program Optimization for High-Level Synthesis Xitong Gao, George A. Constantinides

Numerical Program Optimization for High-Level Synthesis Xitong Gao, George A. Constantinides

Numerical Program Optimization for High-Level Synthesis Xitong Gao, George A. Constantinides xi.gao08@imperial.ac.uk, g.constantinides@imperial.ac.uk Imperial College London Introduction Floating-point operations... are easy to use High

494 views • 20 slides
Formal Verification of Stack Manipulation in the SCIP Processor J. Aaron Pendergrass High Level

Formal Verification of Stack Manipulation in the SCIP Processor J. Aaron Pendergrass High Level

Formal Verification of Stack Manipulation in the SCIP Processor J. Aaron Pendergrass High Level Challenges to developing capability in formal methods: Perceived high barrier to entry, Specialized tools and jargon, Need for a

424 views • 23 slides
Synthesis of Ranking Functions and Synthesis of Inductive Invariants and Synthesis of

Synthesis of Ranking Functions and Synthesis of Inductive Invariants and Synthesis of

Synthesis of Ranking Functions and Synthesis of Inductive Invariants and Synthesis of Recurrence Sets via Constraint Solving Andreas Podelski January 17, 2012 1 Program Verification and Constraints Reasoning about program

422 views • 28 slides
Distributed hybrid control synthesis for multi-agent systems from high level specifcations

Distributed hybrid control synthesis for multi-agent systems from high level specifcations

Distributed hybrid control synthesis for multi-agent systems from high level specifcations OptHySYS Workshop, Trento, January 2017 Dimos V. Dimarogonas (joint work with Jana Tumova, Dimitris Boskos and Meng Guo) Automatic Control, KTH Royal

782 views • 62 slides
High Level Synthesis Design Representation Intermediate representation essential for efficient

High Level Synthesis Design Representation Intermediate representation essential for efficient

High Level Synthesis Design Representation Intermediate representation essential for efficient processing. Input HDL behavioral descriptions translated into some canonical intermediate representation. Language independent Uniform

974 views • 37 slides
for High-Level Synthesis (FLASH) Yuze Chi, Young-kyu Choi, Jason Cong, and Jie Wang University

for High-Level Synthesis (FLASH) Yuze Chi, Young-kyu Choi, Jason Cong, and Jie Wang University

Rapid Cycle-Accurate Simulator for High-Level Synthesis (FLASH) Yuze Chi, Young-kyu Choi, Jason Cong, and Jie Wang University of California, Los Angeles Supported by Intel and NSF Joint Research Center on Computer Assisted Programming for

260 views • 7 slides
FLOSS Tools for High Level Synthesis Integrating the FPGA into the Operating System Javier D.

FLOSS Tools for High Level Synthesis Integrating the FPGA into the Operating System Javier D.

FLOSS Tools for High Level Synthesis Integrating the FPGA into the Operating System Javier D. Garcia Lasheras GL Research (Spain) jgarcia@gl-research.com FOSDEM 2017 State of the Art A new generation of algorithms demanding for extreme

284 views • 13 slides

More recommend