further experiences teaching an fpga based embedded
play

Further Experiences Teaching an FPGA-based Embedded Systems Class - PowerPoint PPT Presentation

Dec 18, 2022 •365 likes •521 views

Further Experiences Teaching an FPGA-based Embedded Systems Class Stephen A. Edwards Columbia University WESE, Torino, Italy, October 4, 2018 What is an FPGA? A Field Programmble Gate Array: A configurable circuit; not a stored-program

  1. Further Experiences Teaching an FPGA-based Embedded Systems Class Stephen A. Edwards Columbia University WESE, Torino, Italy, October 4, 2018

  2. What is an FPGA? A Field Programmble Gate Array: A configurable circuit; not a stored-program computer LUT: 16-element lookup table Source: http://evergreen.loyola.edu/dhhoe/www/HoeResearchFPGA.htm

  3. Why FPGAs? Students can explore hardware/software boundary Easy to put a stored-program computer on an FPGA Easy to add custom peripherals FPGA Single-Board Computer Flexible Cheaper Custom peripherals Stock peripherals Commercially uncommon Mainstream Digital logic design w/o soldering Software-only Demands very wide range of skills More narrow

  4. Basic Class Structure Weeks Hardware Lab 1–2 Software Lab 3–4 Hardware-Software Lab 5–6 Project 7–14 Labs come with skeletons; Lab 3 typical project skeleton

  5. 2003–2006: XESS XSB-300E (Xilinx Spartan IIE) CP LD C o nn ector 4 M b RS 2 3 2 F l ash Exp a ns i o n C o nn ector 25 6 K x 1 6 Vi d e o SR A M DA C Vi d e o 8 M x 16 De c o d e r SD R A M Pe r i p h e r a l B u s 30 M S PS AD C Et h e r n e t MA C + P H Y Au di o E x p ansion Co de c C o nne ctor E x pa nsion C o n necto r US B 2 . 0 Conn ector ID E D i s k Bu t t o n s LE D s Co m p a c t F l a s h C o nne ctor

  6. 2003–2006: XESS XSB-300E (Xilinx Spartan IIE) Microblaze soft processor CP LD C o nn ector 4 M b RS 2 3 2 F l ash Plenty of peripherals: VGA, video in, audio I/O, Ethernet, Exp a ns i o n C o nn ector 25 6 K x 1 6 Vi d e o SR A M DA C USB, PS/2, SRAM, DRAM, Flash Vi d e o 8 M x 16 De c o d e r Pin limit forced bussed peripherals SD R A M Pe r i p h e r a l B u s 30 M S PS AD C Hard to use more than one Et h e r n e t MA C + P H Y Au di o E x p ansion SRAM usually needed; never Co de c C o nne ctor enough FPGA RAM E x pa nsion C o n necto r US B 2 . 0 Used VHDL Conn ector ID E D i s k Bu t t o n s LE D s Co m p a c t F l a s h C o nne ctor [Edwards, WESE 2005]

  7. XSB Projects Raycasting game Internet video camera Audio FFT Video Effects

  8. 2007–2013: Terasic DE2 (Altera Cyclone II)

  9. 2007–2013: Terasic DE2 (Altera Cyclone II) Nios II soft processor Similar peripherals to XSB Dedicated pins per peripheral No operating system VGA easy; Ethernet hard; USB impossible Still used VHDL

  10. DE2 Projects Pac-Edwards Digital Picture Frame Encrypted video Real-time ray tracer

  11. 2014–2016: Terasic SoCKit (Altera Cyclone V)

  12. 2014–2016: Terasic SoCKit (Altera Cyclone V) 2 ARM9 Hard Processor Cores Linux: TCP/IP, USB Students write device drivers Switched to System Verilog Boot, run diskless (PXE server) No external SRAM, video input, 7-segment displays Fragile micro-USB connectors

  13. SoCKit Projects Inverse Kinematics Accel. Pottery Game Auto-parking car Game of Life

  14. Open Questions Next generation of boards: DE10-Standard or DE1-SoC or ? How much “friction” to apply to the students? What should they be given vs. what should they develop themselves? Should students be allowed to specialize? Is it OK that students take the class and merely sharpen their existing hardware or software skills? Is the “dynamic range” of skills I require unrealistic?

Recommend

To be able to construct a full system based on a standard softcore bus in a FPGA and using

To be able to construct a full system based on a standard softcore bus in a FPGA and using

Real Time Embedded Systems "System On Programmable Chip" NIOS II Avalon Bus Ren Beuchat Laboratoire d'Architecture des Processeurs rene.beuchat@epfl.ch 4 RB-P2012 Embedded system on Altera FPGA Goal : To understand the

903 views • 67 slides
FPGA language ( HDL ). Overview 3 4 Component-Based Software Design LMES Component-Based

FPGA language ( HDL ). Overview 3 4 Component-Based Software Design LMES Component-Based

11/05/2016 Agenda The topics that will be addressed are: Overview on basic characteristics of the FPGA; Scheduling tasks on Reconfigurable FPGA reconfiguration capabilities; FPGA architectures Timing analysis for reconfigurable

299 views • 10 slides
A c c e l e r a t e y o u r d e v e l o p m e n t Real Embedded company; 150 employees

A c c e l e r a t e y o u r d e v e l o p m e n t Real Embedded company; 150 employees

A c c e l e r a t e y o u r d e v e l o p m e n t Real Embedded company; 150 employees 120+ embedded software developers 20+ FPGA designers 10+ board designers Founded in 1996, privately owned Dutch based company, with

140 views • 13 slides
SOCIAL JUSTICE 101: Based on Materials from Teaching Tolerance About Teaching Tolerance

SOCIAL JUSTICE 101: Based on Materials from Teaching Tolerance About Teaching Tolerance

SOCIAL JUSTICE 101: Based on Materials from Teaching Tolerance About Teaching Tolerance Founded in 1991, Teaching Tolerance is dedicated to reducing prejudice, improving intergroup relations and supporting equitable school experiences for

389 views • 22 slides
An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA?

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA?

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA? Field-programmable gate array (FPGA) are integrated circuits designed to be con fi gured after manufacturing for implementing arbitrary logic

429 views • 15 slides
Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background

Public FPGA based DM Public FPGA based DMA Atta A Attacking king UlfFrisk Agenda Background and Previous work Transmit and Receive PCIe TLPs DUMP memory FPGA Design Attack vulnerable vanilla Linux system Attack vulnerable UEFI Windows

359 views • 19 slides
Implementing Logic in FPGA Embedded Memory Arrays: Heterogeneous Memory Architectures Steve

Implementing Logic in FPGA Embedded Memory Arrays: Heterogeneous Memory Architectures Steve

Implementing Logic in FPGA Embedded Memory Arrays: Heterogeneous Memory Architectures Steve Wilton University of British Columbia Vancouver, B.C., Canada stevew@ece.ubc.ca As FPGAs Get Bigger... Embedded Memory is becoming critical

539 views • 31 slides
Towards Teaching Embedded Parallel Computing: An Analytical Approach Zain Ul-Abdin and Bertil

Towards Teaching Embedded Parallel Computing: An Analytical Approach Zain Ul-Abdin and Bertil

Towards Teaching Embedded Parallel Computing: An Analytical Approach Zain Ul-Abdin and Bertil Svenson High-Performance Embedded Compu6ng Embedded Streaming Advanced embedded signal processing systems typically

479 views • 16 slides
Effects of I/O Routing Through Column Interfaces in Embedded FPGA Fabrics Christophe Huriaux

Effects of I/O Routing Through Column Interfaces in Embedded FPGA Fabrics Christophe Huriaux

26 th International Conference on Field Programmable Logic and Applications September 1 st , 2016 Effects of I/O Routing Through Column Interfaces in Embedded FPGA Fabrics Christophe Huriaux , Olivier Sentieys , Russell Tessier Inria,

480 views • 21 slides
Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical

Tsunami simulation on FPGA/GPU Tsunami simulation on FPGA/GPU and its analysis based on Statistical Model Checking Masahiro Fujita VLSI Design and Education Center (VDEC) University of Tokyo 1 2 Outline What Tsunami simulation means in

1.25k views • 44 slides
DMA implementations for FPGA- based data acquisition systems Presenter: Wojciech M. Zabootny

DMA implementations for FPGA- based data acquisition systems Presenter: Wojciech M. Zabootny

DMA implementations for FPGA- based data acquisition systems Presenter: Wojciech M. Zabootny Institute of Electronic Systems Warsaw University of Technology XL-th IEEE-SPIE Joint Symposium Wilga 2017 1/23 FPGA in DAQ FPGA chips are a

656 views • 23 slides
A Synthesizable Datapath-Oriented Embedded FPGA Fabric Steven J.E. Wilton 1 , Chun Hok Ho 2 ,

A Synthesizable Datapath-Oriented Embedded FPGA Fabric Steven J.E. Wilton 1 , Chun Hok Ho 2 ,

A Synthesizable Datapath-Oriented Embedded FPGA Fabric Steven J.E. Wilton 1 , Chun Hok Ho 2 , Philip Leong 3 , Wayne Luk 2 , Brad Quinton 1 1 University of British Columbia 2 Imperial College London 3 Chinese University of Hong Kong (This work was

491 views • 9 slides
CSEE 4840 Embedded Systems LABYRINTH Dijkstras implementation on FPGA Ariel Faria Michelle

CSEE 4840 Embedded Systems LABYRINTH Dijkstras implementation on FPGA Ariel Faria Michelle

CSEE 4840 Embedded Systems LABYRINTH Dijkstras implementation on FPGA Ariel Faria Michelle Valente Utkarsh Gupta Veton Saliu Under the guidance of Prof. Stephen Edwards Overview and objectives Single source shortest path

641 views • 12 slides
Trojans Modifying Soft-Processor Instruction Sequences Embedded in FPGA Bitstreams Ismail

Trojans Modifying Soft-Processor Instruction Sequences Embedded in FPGA Bitstreams Ismail

Trojans Modifying Soft-Processor Instruction Sequences Embedded in FPGA Bitstreams Ismail San, Nicole Fern, C etin Kaya Ko c and Kwang-Ting (Tim) Cheng University of California Santa Barbara Anadolu University FPL 2016 August 31,

72 views • 6 slides
Performance Computing Lab INAOE Puebla, Mexico Embedded vision with FPGA vs CUDA processing.

Performance Computing Lab INAOE Puebla, Mexico Embedded vision with FPGA vs CUDA processing.

Reconfigurable and High Performance Computing Lab INAOE Puebla, Mexico Embedded vision with FPGA vs CUDA processing. Directions and platform proposal WASC 2014 20 June 2014 Dr. Miguel Arias Estrada ariasmo@inaoep.mx Content

792 views • 36 slides
An FPGA-Based Scalable Hardware Scheduler For Data-Flow Models Roberto Giorgi, Marco Procaccini,

An FPGA-Based Scalable Hardware Scheduler For Data-Flow Models Roberto Giorgi, Marco Procaccini,

IWES 2018 Third Italian Workshop on Embedded Systems Siena 13-14 September 2018 An FPGA-Based Scalable Hardware Scheduler For Data-Flow Models Roberto Giorgi, Marco Procaccini, Farnam Khalili University of Siena, Italy The end of Dennard

485 views • 19 slides
EECS 373 Design of Microprocessor-Based Systems

EECS 373 Design of Microprocessor-Based Systems

EECS 373 Design of Microprocessor-Based Systems http://web.eecs.umich.edu/~prabal/teaching/eecs373 Prabal Dutta University of Michigan Lecture 1: Introduction September 2, 2014 1 What is an embedded system? 2 3 Embedded, Everywhere 4

796 views • 60 slides
Experiences on the characterization of parallel applications in embedded systems with

Experiences on the characterization of parallel applications in embedded systems with

Experiences on the characterization of parallel applications in embedded systems with Extrae/Paraver Adrian Munera , Sara Royuela, Germn Llort, Estanislao Mercadal, Franck Wartel, Eduardo quiones 49th International Conference on Parallel

558 views • 28 slides
Reconfigurable and Adaptive Systems (RAS) New Directions in FPGA Design A. Grudnitsky, L. Bauer,

Reconfigurable and Adaptive Systems (RAS) New Directions in FPGA Design A. Grudnitsky, L. Bauer,

Institut fr Technische Informatik Chair for Embedded Systems - Prof. Dr. J. Henkel Vorlesung im SS 2010 Reconfigurable and Adaptive Systems (RAS) New Directions in FPGA Design A. Grudnitsky, L. Bauer, J. Henkel Carbon Nanotube Based

1.06k views • 58 slides
Adaptive FPGA-based Database Accelerators Achievements, Possibilities, and Challenges Daniel

Adaptive FPGA-based Database Accelerators Achievements, Possibilities, and Challenges Daniel

Adaptive FPGA-based Database Accelerators Achievements, Possibilities, and Challenges Daniel Ziener and Jrgen Teich Database Acceleration Overview Idea: Translate each SQL query into an FPGA-based accelerator circuit through run-time

260 views • 10 slides
FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

2/21/2012 Content FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers Distributed RAM History FPGA vs ASIC FPGA and Microprocessors Alternatives to FPGAs ETI135, Advanced Digital IC Design

123 views • 10 slides
Current Trends in Hybrid FPGA/CPU Devices Hybrid FPGA/CPU Devices Xilinx Zynq Series Real

Current Trends in Hybrid FPGA/CPU Devices Hybrid FPGA/CPU Devices Xilinx Zynq Series Real

Current Trends in Current Trends in Hybrid FPGA/CPU Devices Hybrid FPGA/CPU Devices Xilinx Zynq Series Real Innovation or Temporary Hype? Stephanie Rupprich Introduction Stephanie Rupprich FPGA Embedded Processors Heidelberg

611 views • 43 slides
Evaluating learners intercultural experiences intercultural experiences Evaluating

Evaluating learners intercultural experiences intercultural experiences Evaluating

Research Workshop How to evaluate intercultural experiences Evaluating learners intercultural experiences intercultural experiences Evaluating learners in teaching and assessing in teaching and assessing Chinese as a foreign

509 views • 21 slides
High-Level and Model-Based Design Targeting FPGAs and SoCs Sander Ter Burg, FPGA System Engineer

High-Level and Model-Based Design Targeting FPGAs and SoCs Sander Ter Burg, FPGA System Engineer

CO-DEVELOPMENT MANUFACTURING INNOVATION & SUPPORT High-Level and Model-Based Design Targeting FPGAs and SoCs Sander Ter Burg, FPGA System Engineer 3T B.V. What we do: Electronic and Embedded Systems Co-Development and Re-design

516 views • 27 slides

More recommend