for 3d network on chip
play

for 3D Network-on-Chip Akram Ben Ahmed, Abderazek Ben Abdallah The - PowerPoint PPT Presentation

Dec 20, 2022 •1.38k likes •2.11k views

ICNC-12 Okinawa, Japan Dec 05-07 2012 Low-overhead Routing Algorithm for 3D Network-on-Chip Akram Ben Ahmed, Abderazek Ben Abdallah The University of Aizu School of Computer Science and Engineering, Adaptive Systems Laboratory, Aizu-Wakamatsu,

  1. ICNC-12 Okinawa, Japan Dec 05-07 2012 Low-overhead Routing Algorithm for 3D Network-on-Chip Akram Ben Ahmed, Abderazek Ben Abdallah The University of Aizu School of Computer Science and Engineering, Adaptive Systems Laboratory, Aizu-Wakamatsu, Japan. Email:d8141104@u-aizu.ac.jp The University of Aizu Adaptive systems lab 1

  2. Outline • Background • Contribution • Low Overhead Look Ahead XYZ routing • 3D-ONoC Architecture • Evaluation • Conclusion • Future Work The University of Aizu Adaptive systems lab 2

  3. Outline • Background • Contribution • Low Latency Look Ahead XYZ routing • 3D-ONoC Architecture • Evaluation • Conclusion • Future Work The University of Aizu Adaptive systems lab 2

  4. Background: Bus-based system Vs. NoC Wait Wait Core1 Core2 Core3 Data Data Data Memory Memory I/O 1 2 Bus based system Parallelism problem The University of Aizu Adaptive systems lab 3

  5. Background: Bus-based system Vs. NoC OASIS-NoC [*] [*] A. Ben Abdallah, M.Sowa, Basic Network-on-Chip Interconnection for Future Gigascale MCSoCs Applications: Communication and Computation Orthogonalization, JASSST2006, Dec. 4-9th, 2006. The University of Aizu Adaptive systems lab 5

  6. Background: Bus-based system Vs. NoC OASIS-NoC [*] [*] A. Ben Abdallah, M.Sowa, Basic Network-on-Chip Interconnection for Future Gigascale MCSoCs Applications: Communication and Computation Orthogonalization, JASSST2006, Dec. 4-9th, 2006. The University of Aizu Adaptive systems lab 5

  7. Background: 2D-NoC limitations 70 71 72 73 74 75 76 77 60 61 62 63 64 65 66 67 50 51 52 53 54 55 56 57 40 41 42 43 44 45 46 47 30 31 32 33 34 35 36 37 20 21 22 23 24 25 26 27 30 31 32 33 10 11 12 13 14 15 16 17 20 21 22 23 00 01 02 03 04 05 06 07 10 11 12 13 8x8 20 21 22 00 01 02 03 4x4 10 11 12 10 11 00 01 02 3x3 00 01 2x2 The University of Aizu Adaptive systems lab 6

  8. Background: 2D-NoC limitations 70 71 72 73 74 75 76 77 77 • The number of hops 60 61 62 63 64 65 66 67 between nodes increases 50 51 52 53 54 55 56 57 linearly when we increase 40 41 42 43 44 45 46 47 the network size 30 31 32 33 34 35 36 37 20 21 22 23 24 25 26 27 10 11 12 13 14 15 16 17 00 00 01 02 03 04 05 06 07 – This increasing distance has an effect on the latency, throughput and power consumption The University of Aizu Adaptive systems lab 7

  9. Background: 2D-NoC limitations 70 71 72 73 74 75 76 77 • Torus Topology [Daly1986] : 60 61 62 63 64 65 66 67 Connects the network 50 51 52 53 54 55 56 57 extremities to reduce the 40 41 42 43 44 45 46 47 inter-node distance 30 31 32 33 34 35 36 37 20 21 22 23 24 25 26 27 10 11 12 13 14 15 16 17 00 01 02 03 04 05 06 07 The University of Aizu Adaptive systems lab 8

  10. Background: 2D-NoC limitations 70 71 72 73 74 75 76 77 • Torus Topology [Daly1986] : 60 61 62 63 64 65 66 67 Connects the network 50 51 52 53 54 55 56 57 extremities to reduce the 40 41 42 43 44 45 46 47 inter-node distance 30 31 32 33 34 35 36 37 20 21 22 23 24 25 26 27 10 11 12 13 14 15 16 17 00 01 02 03 04 05 06 07 – Increasing complexity – Different wire lengths The University of Aizu Adaptive systems lab 8

  11. Background: 2D-NoC limitations 70 71 72 73 74 75 76 77 77 • Short Pass link [Kim2007][**] : 60 61 62 63 64 65 66 67 establishes connections 50 51 52 53 54 55 56 57 between some (source, 40 41 42 43 44 45 46 47 node) pairs having the 30 31 32 33 34 35 36 37 longest distance and higher 20 21 22 23 24 25 26 27 communication frequency 10 11 12 13 14 15 16 17 00 00 01 02 03 04 05 06 07 [**] A. Ben Ahmed, K. Mori, A. Ben Abdallah, ONoC-SPL Customized Network-on-Chip (NoC) Architecture and Prototyping for Data- intensive Computation Applications, iCAST-2012, Aug. 2012 The University of Aizu Adaptive systems lab 9

  12. Background: 2D-NoC limitations 70 71 72 73 74 75 76 77 77 • Short Pass link [Kim2007][**] : 60 61 62 63 64 65 66 67 establishes connections 50 51 52 53 54 55 56 57 between some (source, 40 41 42 43 44 45 46 47 node) pairs having the 30 31 32 33 34 35 36 37 longest distance and higher 20 21 22 23 24 25 26 27 communication frequency 10 11 12 13 14 15 16 17 00 00 01 02 03 04 05 06 07 – Long wire – Clock skew problems [**] A. Ben Ahmed, K. Mori, A. Ben Abdallah, ONoC-SPL Customized Network-on-Chip (NoC) Architecture and Prototyping for Data- intensive Computation Applications, iCAST-2012, Aug. 2012 The University of Aizu Adaptive systems lab 9

  13. Background: 3D-NoC solution 70 71 72 73 74 75 76 77 33 30 31 32 60 61 62 63 64 65 66 67 Layer3 Layer4 32 20 21 22 33 30 31 32 50 51 52 53 54 55 56 57 31 10 11 21 32 20 21 22 40 41 42 43 44 45 03 46 47 00 01 02 33 30 31 32 31 10 11 21 30 31 32 33 34 35 36 37 20 21 22 32 03 00 01 02 33 30 31 32 10 11 21 31 20 21 22 23 24 25 26 27 Layer1 Layer2 32 20 21 22 00 01 02 03 10 11 12 13 14 15 16 17 31 10 11 21 00 01 02 03 04 05 06 07 00 01 02 03 The University of Aizu Adaptive systems lab 10

  14. Background: 3D-NoC solution 70 71 72 73 74 75 76 77 33 30 31 32 60 61 62 63 64 65 66 67 32 20 21 22 33 30 31 32 50 51 52 53 54 55 56 57 31 10 11 21 32 20 21 22 40 41 42 43 44 45 03 46 47 00 01 02 33 30 31 32 31 10 11 21 30 31 32 33 34 35 36 37 20 21 22 32 03 00 01 02 33 30 31 32 10 11 21 31 20 21 22 23 24 25 26 27 32 20 21 22 00 01 02 03 10 11 12 13 14 15 16 17 31 10 11 21 00 01 02 03 04 05 06 07 00 01 02 03 • Decreasing the number of hops between nodes in a scalable way [***] [***] A. Ben Ahmed, A. Ben Abdallah, K. Kuroda, Architecture and Design of Efficient 3D Network-on-Chip (3D NoC) for Custom Multicore SoC, IEEE Proc. of BWCCA-2010, Nov. 2010. The University of Aizu Adaptive systems lab 10

  15. Background: 3D-NoC solution Intra-layer links 220 221 222 210 211 212 200 201 202 120 121 122 Routers 110 111 112 Inter-layer links 100 101 102 020 021 022 010 011 012 Z Router address 000 001 002 Y 3x3x3 Mesh topology 3D-NOC configuration example X The University of Aizu Adaptive systems lab 11

  16. 3D-NoC routing algorithm: Related Works 220 221 222 210 211 212 200 201 202 120 121 122 110 111 112 100 101 102 020 021 022 010 011 012 000 001 002 The University of Aizu Adaptive systems lab 11

  17. 3D-NoC routing algorithm: Related Works 220 221 222 - XYZ [Kamali2005] 210 211 212 Z dimension 200 201 202 120 121 122 110 111 112 100 101 102 020 021 022 010 011 012 000 001 002 X dimension The University of Aizu Adaptive systems lab 12

  18. 3D-NoC routing algorithm: Related Works 220 221 222 - XYZ [Kamali2005] 210 211 212 - RPM [Lin2008] 200 201 202 120 121 122 110 111 112 100 101 102 020 021 022 010 011 012 000 001 002 The University of Aizu Adaptive systems lab 13

  19. 3D-NoC routing algorithm: Related Works 220 221 222 - XYZ [Kamali2005] 210 211 212 - RPM [Lin2008] Heat Sink 200 201 202 - RTM [Chao2010] 120 121 122 110 111 112 100 101 102 020 021 022 010 011 012 000 001 002 The University of Aizu Adaptive systems lab 14

  20. 3D-NoC routing algorithm: Related Works 220 221 222 - XYZ [Kamali2005] 210 211 212 - RPM [Lin2008] 200 201 202 - RTM [Chao2010] 120 121 122 110 111 112 100 101 102 020 021 022 010 011 012 000 001 002 - High communication latency - High level simulation does not provide accurate evaluation The University of Aizu Adaptive systems lab 15

  21. Outline • Background • Contribution • Low Latency Look Ahead XYZ routing • 3D-ONoC Architecture • Evaluation • Conclusion • Future Work The University of Aizu Adaptive systems lab 16

  22. Contribution • Proposal of efficient low overhead routing algorithm named Look Ahead XYZ (LA-XYZ) • Architecture and design of 3D-Network-on- Chip named 3D-OASIS-NoC (3D-ONoC) • Complexity and performance evaluation • Comparison with well-known 3D-NoC routings The University of Aizu Adaptive systems lab 17

  23. Outline • Background • Contribution • Low Latency Look Ahead XYZ routing • 3D-ONoC Architecture • Evaluation • Conclusion • Future Work The University of Aizu Adaptive systems lab 18

  24. Look Ahead XYZ Routing Algorithm: Phase 1: Define next address Start next-port Yes Yes Yes Next-port Next-port Next-port == East == Up == North No No No No No No Next-port Next-port Next-port == Down == West == South Yes Yes Yes next-zadr= next-xadr= next-xadr= next-yadr= next-zadr= next-zadr= next-xadr= next-yadr= next-yadr= zadr+1 yadr+1 zadr zadr-1 xadr xadr-1 yadr yadr-1 xadr+1 next-xadr next-yadr next-zadr Define New Next-port The University of Aizu Adaptive systems lab 19

Recommend

Data Criticality in Network-On-Chip Design Joshua San Miguel Natalie Enright Jerger

Data Criticality in Network-On-Chip Design Joshua San Miguel Natalie Enright Jerger

Data Criticality in Network-On-Chip Design Joshua San Miguel Natalie Enright Jerger Network-On-Chip Efficiency Efficiency is the ability to produce results with the least amount of waste. Wasted time NoC accounts for 30-70% of on-chip data

982 views • 85 slides
SIGNET: NETWORK-ON-CHIP FILTERING FOR COARSE VECTOR DIRECTORIES Natalie Enright Jerger

SIGNET: NETWORK-ON-CHIP FILTERING FOR COARSE VECTOR DIRECTORIES Natalie Enright Jerger

SIGNET: NETWORK-ON-CHIP FILTERING FOR COARSE VECTOR DIRECTORIES Natalie Enright Jerger University of Toronto Interaction of Coherence and Network 2 Cache coherence protocol drives network-on-chip traffic Scalable coherence protocols

1.19k views • 76 slides
POLYMORPHIC ON-CHIP NETWORKS Martha Mercaldi Kim, John D. Davis*, Mark Oskin, Todd Austin**

POLYMORPHIC ON-CHIP NETWORKS Martha Mercaldi Kim, John D. Davis*, Mark Oskin, Todd Austin**

POLYMORPHIC ON-CHIP NETWORKS Martha Mercaldi Kim, John D. Davis*, Mark Oskin, Todd Austin** University of Washington *Microsoft Research, Silicon Valley ** University of Michigan On-Chip Network Selection 2 Talk Outline Network-on-chip

1.01k views • 68 slides
Multiband RF-Interconnect for Reconfigurable Network-on-Chip Communications Jason Cong

Multiband RF-Interconnect for Reconfigurable Network-on-Chip Communications Jason Cong

Multiband RF-Interconnect for Reconfigurable Network-on-Chip Communications Jason Cong (cong@cs.ucla.edu) Joint work with Frank Chang, Glenn Reinman and Sai-Wang Tam UCLA 1 Communication Challenges On-Chip Issues # Cores in

521 views • 18 slides
Third Genera+on USRP Devices and the RF Network-On-Chip

Third Genera+on USRP Devices and the RF Network-On-Chip

Third Genera+on USRP Devices and the RF Network-On-Chip Leif Johansson Market Development RF, Comm and SDR About Ettus Research Leader in soEware

419 views • 24 slides
Network on Chip Architectures Network on Chip Architectures Maurizio Palesi and Shashi Kumar

Network on Chip Architectures Network on Chip Architectures Maurizio Palesi and Shashi Kumar

Second International Workshop on Network on Chip Architectures Network on Chip Architectures Maurizio Palesi and Shashi Kumar December 12, 2009 New York, New York, USA NoCArc 2009 New York, New York, USA December 12, 2009 1

325 views • 11 slides
Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations

Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations

Magee Campus Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations Snaider Carrillo , Jim Harkin, Liam McDaid University of Ulster, Magee Campus Sandeep Pande, Seamus Cawley, Brian McGinley, Fearghal

810 views • 38 slides
Hybrid Wireless Network on Chip: A New Paradigm in Multi-Core Design Partha Pratim Pande and

Hybrid Wireless Network on Chip: A New Paradigm in Multi-Core Design Partha Pratim Pande and

Hybrid Wireless Network on Chip: A New Paradigm in Multi-Core Design Partha Pratim Pande and Colleagues Outline Introduction Multi-core & Network-on-Chip paradigm Performance limitations of conventional planar NoCs Some

660 views • 32 slides
Reducing the Interconnection Network Cost of Chip Multiprocessors Pablo Abad , Valentn Puente

Reducing the Interconnection Network Cost of Chip Multiprocessors Pablo Abad , Valentn Puente

Reducing the Interconnection Network Cost of Chip Multiprocessors Pablo Abad , Valentn Puente and Jos ngel Gregorio. NOCS'08 Reducing the Interconnection Network Cost of Chip Multiprocessors 2 Outline Motivation Reactive traffic

560 views • 26 slides
A Network of Time Division Multiplexing for FPGAs Rosemary Francis Motivation FPGAs are

A Network of Time Division Multiplexing for FPGAs Rosemary Francis Motivation FPGAs are

A Network of Time Division Multiplexing for FPGAs Rosemary Francis Motivation FPGAs are now home to complex Systems on-Chip Designs require the use of Network-on- Chip FPGA global wiring is simple in comparison with ASIC

2.67k views • 19 slides
ATT&CKing the Castle Chip Greene Conrad Layne Introductions Chip Greene Conrad Layne

ATT&CKing the Castle Chip Greene Conrad Layne Introductions Chip Greene Conrad Layne

ATT&CKing the Castle Chip Greene Conrad Layne Introductions Chip Greene Conrad Layne Director, Cyber Security GE CIRT ICS SecOps, Operational Readiness Senior Cyber Intelligence Analyst, Veterans Network Lead ATT&CK Czar MS

599 views • 38 slides
Why we are Challenging the chip Presented to European Work Hazards Network September 29,

Why we are Challenging the chip Presented to European Work Hazards Network September 29,

Why we are Challenging the chip Presented to European Work Hazards Network September 29, 2006 Riga, Latvia by Ted Smith, Senior Strategist Silicon Valley Toxics Coalition / International Campaign for Responsible Technology

1.09k views • 59 slides
Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors Supervisor

Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors Supervisor

University of Crete School of Sciences & Engineering Computer Science Department Master Thesis by Michael Papamichael Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors Supervisor Prof. Manolis G.H.

1.12k views • 64 slides
Floorplanning and Topology Generation for Application-Specific Network-on-Chip Bei Yu 1 Sheqin

Floorplanning and Topology Generation for Application-Specific Network-on-Chip Bei Yu 1 Sheqin

Outline Floorplanning and Topology Generation for Application-Specific Network-on-Chip Bei Yu 1 Sheqin Dong 1 Song Chen 2 Satoshi GOTO 2 1 Department of Computer Science & Technology Tsinghua University, Beijing, China 2 Graduate School of

597 views • 34 slides
Who are the Chip Doctors ? Since 1991 The Chip Doctors, LLC have been providing assistance to the

Who are the Chip Doctors ? Since 1991 The Chip Doctors, LLC have been providing assistance to the

M easure, A nalyze , C orrective action, and S ustainability In Search of Chip Quality & Financial Return for Biomass Products Confidential: Proprietary information that is Patented and Trade Marked by The Chip Doctors, LLC and Fiber-M, Inc.

1.2k views • 46 slides
SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif

SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif

SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif University of Technology Outline SoC Interconnect NoC Introduction NoC layers Typical NoC Router NoC Issues Switching

1.13k views • 86 slides
An Investigation into System-Level Trimming Issues in On-Chip Nanophotonic Networks p

An Investigation into System-Level Trimming Issues in On-Chip Nanophotonic Networks p

An Investigation into System-Level Trimming Issues in On-Chip Nanophotonic Networks p Christopher +itta- Matthew 0arrens- and 3en4atesh A4ella 7niversity o: Cali:ornia- ;avis On-Chip Photonic Network < =>ternal ?aser < Microring

649 views • 27 slides
Network-on-Chip Switching strategies Routing algorithms (NoC) Flow control schemes NoC

Network-on-Chip Switching strategies Routing algorithms (NoC) Flow control schemes NoC

Advanced Digital IC Design Agenda Introduction NoC Concept NoC topology Network-on-Chip Switching strategies Routing algorithms (NoC) Flow control schemes NoC Architecture Examples Emerging NoC technologies Chenxin Zhang & Xiaodong

376 views • 13 slides
ONoC-SPL: Customized Network-on-Chip (NoC) Architecture and Prototyping for Data-intensive

ONoC-SPL: Customized Network-on-Chip (NoC) Architecture and Prototyping for Data-intensive

iCAST 2012 Seoul, Korea July 21-24 2012 ONoC-SPL: Customized Network-on-Chip (NoC) Architecture and Prototyping for Data-intensive Computation Applications Akram Ben Ahmed, Kenichi Mori, Abderazek Ben Abdallah The University of Aizu School of

710 views • 37 slides
In-network Monitoring and Control Policy for DVFS of CMP Networks- on-Chip and Last Level Caches

In-network Monitoring and Control Policy for DVFS of CMP Networks- on-Chip and Last Level Caches

In-network Monitoring and Control Policy for DVFS of CMP Networks- on-Chip and Last Level Caches Xi Chen 1 , Zheng Xu 1 , Hyungjun Kim 1 , Paul V. Gratz 1 , Jiang Hu 1 , Michael Kishinevsky 2 and Umit Ogras 2 1 Computer Engineering and Systems

581 views • 30 slides
Low Power and Reliable Interconnection with Low Power and Reliable Interconnection with

Low Power and Reliable Interconnection with Low Power and Reliable Interconnection with

Network-on-Chip Symposium, April 2008 Low Power and Reliable Interconnection with Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme Self-Corrected Green Coding Scheme for Network-on-Chip for Network-on-Chip

386 views • 25 slides
Mechanism for Network-on-Chip Architectures University of Cyprus The Multicore Computer

Mechanism for Network-on-Chip Architectures University of Cyprus The Multicore Computer

NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures University of Cyprus The Multicore Computer Architecture Laboratory (multiCAL) - Computer Architecture Research Group ( - CARCH) EuroCloud FP7

636 views • 47 slides
Dynamic Flow Regulation for IP Integration on Network-on-Chip Zhonghai Lu and Yi Wang Dept. of

Dynamic Flow Regulation for IP Integration on Network-on-Chip Zhonghai Lu and Yi Wang Dept. of

Dynamic Flow Regulation for IP Integration on Network-on-Chip Zhonghai Lu and Yi Wang Dept. of Electronic Systems KTH Royal Institute of Technology Stockholm, Sweden 6th Symposium on NoCS, Denmark May 9-11, 2012 Agenda The IP integration

824 views • 33 slides
Q-learning based Congestion-aware Routing Algorithm for On-Chip Network Fahime Farahnakian,

Q-learning based Congestion-aware Routing Algorithm for On-Chip Network Fahime Farahnakian,

Q-learning based Congestion-aware Routing Algorithm for On-Chip Network Fahime Farahnakian, Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, and Juha Plosila Department of Information Technology, University of Turku, Finland Email:

327 views • 13 slides

More recommend