fe feli lix tes est fi firmware purpos ose
play

FE FELI LIX Tes est Fi Firmware Purpos ose type with Hit - PowerPoint PPT Presentation

FE FELI LIX Tes est Fi Firmware Purpos ose type with Hit Finding/Hit Finding Emulator Com ompatible inter erface ty Add FELIX bloc ock hea eader er and chunk trailer er - Compatible with FELIX FULLMODE data - Identify


  1. FE FELI LIX Tes est Fi Firmware Purpos ose type with Hit Finding/Hit Finding Emulator Com ompatible inter erface ty • Add FELIX bloc ock hea eader er and chunk trailer er • - Compatible with FELIX FULLMODE data - Identify link-number, chunk number, and data transfer integrity 1

  2. Inter erface e For ormat: AX AXI4-strea eam From Karol’s documents 2

  3. FE FELI LIX Tes est Fi Firmware Tes est Data Gen ener erator or • (Half of FW: One PCIe endpoint) - One generator for each link SOP & EOP Inser ert • - AXI-Stream 32-bit interface - Insert start-of-package and end-of- - Only axis-tdata and axis-valid package are used currently - Minimum invalid data between two § Axis-tuser, axis-tkeep and data packages: two 32-bit data axis-tlast are not used - Data unit: 32-bit Tes est Data Gen ener erator or can be e rep eplaced ed by - Can be e improv oved ed later er Hi Hit Finding or or Hit Finding Emulator or 3

  4. Tes est Data for or Extra DMA FELIX Block Header FELIX Chunk Trailer Test Data: 0xXXXX 0x1111 0xXXXX: counter data Chunk size: 10 4

  5. Simplified ed FELIX FW on only with PCIe e Inter erface Most modules are commented out in the FELIX Top module. • - The FELIX FW can be compiled with top vhdl file replaced only. epo tool. PCIe registers can be read and write using fpep • - fl flx-con onfig lis list tool to show registers Reg egister er rea ead Reg egister er write The vhdl top file and bit file are shared in the link below: Reg egister er Valid bits Va https://cernbox.cern.ch/index.php/s/4W5noFM7diMC2pp addres ess Rea ead write/ e/ rea ead on only flag 5

  6. Su Summary • Dual to-host DMA descriptors transfer has been verified. - DMA-0: 5 links of normal WIB data - DMA-1: 5 links of hit finding data • Central Router for hit finding data has been verified. - AXI-Stream interface § Data unit: 32-bit § At least two 32-bit data between two valid data packages - Add block header and chunk trailer Test data generator has been developed for test purpose. • - Can be e rep eplaced ed by Hit Finding or or Hit Finding Emulator or A simplified ed FW has been een built and tes ested ed. • - Only with PCIe interface - Registers read and write via fpep epo 6

Recommend


More recommend