Efficient Sum of Absolute Difference Computation on FPGAs - PowerPoint PPT Presentation

Apr 01, 2023 •147 likes •221 views

Efficient Sum of Absolute Difference Computation on FPGAs International Conference on Field Programmable Logic and Application (FPL) 2016 Martin Kumm, Marco Kleinlein and Peter Zipf University of Kassel, Germany Sum of Absolute

Efficient Sum of Absolute Difference Computation on FPGAs International Conference on   Field Programmable Logic and Application (FPL)   2016 Martin Kumm, Marco Kleinlein and Peter Zipf University of Kassel, Germany
Sum of Absolute Difference (SAD) SAD is an important operation in image and video processing Metric to measure the distance between two blocks of an image Applications are, e.g., motion estimation or stereo matching An R × C SAD operation of two matrices and is defined as: A B R C X X SAD( A , B ) = | a i,j − b i,j | i =1 j =1 2
Previous Work CPA MSB CPA CPA MSB CPA CPA Sequential AD [1] Parallel AD [2] FPGA optimized [3] • SAD is computed with N absolute difference (AD) units • N -input adder tree/compressor tree required • LUTs of best reported circuit grow with 2.5 NB ( B : word size) 3
Proposed SAD CPA CPA MSB MSB Proposed 1 × 2 SAD • SAD is computed with N/2 1x2 SAD units • N/2 -input adder tree/compressor tree required • LUTs of proposed SAD grow with 2.0 NB ( B : word size) 4
Results · 10 4 2 SAD sequential [1] SAD parallel [2] 1 . 5 #LUTs SAD Perri [3] SAD proposed 1 Estimations 0 . 5 0 2 4 6 8 10 12 14 16 18 20 22 24 √ N (a) Required and estimated LUTs 30 LUT reduction (%) actual LUT reduction limit for N → ∞ 20 10 0 2 4 6 8 10 12 14 16 18 20 22 24 √ N (b) Relative LUT reduction compared to [3] 5
Check out uni_ks git branch of https://scm.gforge.inria.fr/anonscm/git/flopoco/flopoco.git See you at the poster at 3:30! Literature:   [1] Kanoh, Absolute Value Calculating Circuit Having a Single Adder , US Patent US 4,953,115, 1990   [2] Chirila-Rus (Xilinx Inc.), Determining Sum of Absolute Differences in Parallel , US Patent US 8,131,788, 2012   [3] Perri, Zicari & Corsonello, Efficient Absolute Difference Circuits in Virtex-5 FPGAs , MELECON 2010 6

Recommend

Efficient Multi-Ported Memories for FPGAs Eric LaForest Greg Steffan University of Toronto

Efficient Multi-Ported Memories for FPGAs Eric LaForest Greg Steffan University of Toronto Computer Engineering Research Group February 22, 2010 Parallelism in FPGAs Larger SoCs on FPGAs Parallel Systems Parallel systems on FPGAs

680 views • 47 slides

FPGAs milliseconds+ to reconfjgure custom chips ??? (next week) FPGAs ??? GPUs

FPGAs milliseconds+ to reconfjgure custom chips ??? (next week) FPGAs ??? GPUs vector computations examples: computation second processor specialized for particular the accelerator concept 2 fmexible, slower functional units

423 views • 11 slides

A Methodology for Efficient Use of OpenCL, ESL and FPGAs in Multi- Core Architectures

A Methodology for Efficient Use of OpenCL, ESL and FPGAs in Multi- Core Architectures Alexandros Bartzas and George Economakos Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece 5th Workshop on

611 views • 24 slides

An Efficient Softcore Multiplier Architecture for Xilinx FPGAs 22 nd IEEE Symposium on Computer

An Efficient Softcore Multiplier Architecture for Xilinx FPGAs 22 nd IEEE Symposium on Computer Arithmetic Martin Kumm, Shahid Abbas and Peter Zipf University of Kassel, Germany CONTENTS 1. State-of-the-art 2. Proposed multiplier 3.

327 views • 29 slides

PicoCrack: The Art of Efficient Cracking FPGAs (Field Programmable Gate Arrays) allow custom

PicoCrack: The Art of Efficient Cracking FPGAs (Field Programmable Gate Arrays) allow custom silicon to be implemented easily. The result is a chip that can be built specifically for cracking passwords. This presentation focuses on uncovering

606 views • 47 slides

Efficient Hardware Accelerator for IPSec based on Partial Reconfiguration on Xilinx FPGAs Ahmad

Introduction Previous Work Methodology Results Summary Efficient Hardware Accelerator for IPSec based on Partial Reconfiguration on Xilinx FPGAs Ahmad Salman Marcin Rogawski Jens-Peter Kaps Cryptographic Engineering Research Group (CERG)

992 views • 28 slides

Efficient Floating-Point Logarithm Unit for FPGAs Nikolaos Alachiotis , Alexandros Stamatakis The

Efficient Floating-Point Logarithm Unit for FPGAs Nikolaos Alachiotis , Alexandros Stamatakis The Exelixis Lab, Dept. of Computer Science, TUM, Munich, Germany PRESENTATION OVERVIEW Introduction Approximation Strategy Reconfigurable

609 views • 35 slides

with FP FPGAs: Cas ase Stu tudy on on a a Key-Value Store FPGAs in the Cloud Wider

Zsolt Istvn * , Gustavo Alonso, Ankit Singla Systems Group, Computer Science Dept., ETH Zrich * Now at IMDEA Software Institute, Madrid Providing Multi-tenant Services with FP FPGAs: Cas ase Stu tudy on on a a Key-Value Store FPGAs in

374 views • 15 slides

Architecture and Synthesis for Power-Efficient FPGAs Jason Cong University of California, Los

UCLA UCLA Architecture and Synthesis for Power-Efficient FPGAs Jason Cong University of California, Los Angeles cong@cs.ucla.edu Joint work with Deming Chen, Lei He, Fei Li, Yan Lin Partially supported by NSF Grants CCR-0096383, and

740 views • 44 slides

Feedback: Journal 2 Progress Difficulties: absolute and relative error floating point

ICC Module Computation: Computation & Algorithms I Feedback: Journal 2 Progress Difficulties: absolute and relative error floating point numbers Saturday session (Registration) Length of Friday session: ideally 45min

595 views • 34 slides

Zephyr: Efficient Incremental Reprogramming of Sensor Nodes using Function Call Indirections and

Zephyr: Efficient Incremental Reprogramming of Sensor Nodes using Function Call Indirections and Difference Computation Rajesh Krishna Panta Saurabh Bagchi Samuel P. Midkiff Dependable Computing Systems Laboratory (DCSL) Purdue University 1

255 views • 24 slides

Absolute and Local Extrema Definition (Absolute Maximum) A function f has an absolute maximum at c

Absolute and Local Extrema Definition (Absolute Maximum) A function f has an absolute maximum at c S if f ( x ) f ( c ) x S . We call f ( c ) the absolute maximum of f on S . Alan H. SteinUniversity of Connecticut Absolute and

740 views • 60 slides

Efficient Computation of Extensions for Dynamic Abstract Argumentation Frameworks: An Incremental

Introduction Incremental Computation Experiments Conclusions and future work Efficient Computation of Extensions for Dynamic Abstract Argumentation Frameworks: An Incremental Approach Gianvincenzo Alfano, Sergio Greco, Francesco Parisi {

541 views • 29 slides

Fast and Area Efficient Adder for Wide Data in Recent Xilinx FPGAs Petter K allstr om and

Intro Prop Res Summary Fast and Area Efficient Adder for Wide Data in Recent Xilinx FPGAs Petter K allstr om and Oscar Gustafsson Link oping University Department of Computer Engineering 1 Intro Prop Res Summary Introduction

88 views • 5 slides

An Efficient Low Power Multiple-value Look-up Table Targeting Quaternary FPGAs Cristiano Lazzari

An Efficient Low Power Multiple-value Look-up Table Targeting Quaternary FPGAs Cristiano Lazzari 1 , Jorge Fernandes 2 , Paulo Flores 2 and Jos Monteiro 2 1 INESC-ID 2 INESC-ID / IST, TU Lisbon Lisbon, Portugal Lisbon, Portugal

400 views • 22 slides

d i E Absolute Value a l l u d Dr. Abdulla Eid b A College of Science . r D MATHS

Section 1.4 d i E Absolute Value a l l u d Dr. Abdulla Eid b A College of Science . r D MATHS 103: Mathematics for Business I Dr. Abdulla Eid (University of Bahrain) Absolute Value 1 / 21 Absolute Value Definition The absolute

601 views • 21 slides

HW/SW Codesign w/ FPGAs Microprogramming II ECE 495/595 The Microprog. Datapath (A Practical

HW/SW Codesign w/ FPGAs Microprogramming II ECE 495/595 The Microprog. Datapath (A Practical Intro. to HW/SW Codesign, P. Schaumont) A datapath attached to the microprogrammed controller consists of three parts: Computation units such as

826 views • 31 slides

FPGAs 1 To read more This days papers: Brown and Rose, Architecture of FPGAs and

FPGAs 1 To read more This days papers: Brown and Rose, Architecture of FPGAs and CPLDs: A Tutorial. (no review required) Putnam et al, A Reconfjgurable Fabric for Accelerating Large-Scale Datacenter Services 1

821 views • 43 slides

HW/SW Codesign w/ FPGAs The Nature of HW/SW I ECE 522 Hardware Software Codesign with FPGAs

HW/SW Codesign w/ FPGAs The Nature of HW/SW I ECE 522 Hardware Software Codesign with FPGAs Instructor: Prof. Jim Plusquellic Text: A Practical Introduction to Hardware/Software Codesign, 2nd Edition", Patrick Schaumont, Springer,

649 views • 10 slides

Highly Efficient Gradient Computation for Highly Efficient Gradient Computation for Density-

Highly Efficient Gradient Computation for Highly Efficient Gradient Computation for Density- -Constrained Analytical Placement Methods Constrained Analytical Placement Methods Density Jason Cong and Guojie Luo Jason Cong and Guojie Luo UCLA

492 views • 22 slides

Techniques for Efficient Secure Computation Based on Yaos Protocol Yehuda Lindell Bar-Ilan

Techniques for Efficient Secure Computation Based on Yaos Protocol Yehuda Lindell Bar-Ilan University, Israel PKC 2013 Yehuda Lindell Techniques for Efficient Secure Computation 28/2/2013 1 / 39 Secure Computation Background A set of

689 views • 39 slides

FPGAs 1 CMPE691/491: Advanced FPGA Design FPGAs Large array of configurable logic blocks

FPGAs 1 CMPE691/491: Advanced FPGA Design FPGAs Large array of configurable logic blocks (CLB) connected via programmable interconnects Features and Specifications of FPGAs Basic Programmable Devices Features and Specifications of FPGAs

1.13k views • 46 slides

Quantum Computation Leonard J. Schulman Caltech Quantum Computation: what it is, what it

Quantum Computation Leonard J. Schulman Caltech Quantum Computation: what it is, what it isnt. Quantum mechanical effects enable efficient solution of classically intractable problems To appreciate this, well review two great lessons of

445 views • 28 slides

Physical Design For FPGAs Rajeev Jayaraman Physical Implementation Tools Xilinx Inc. ISPD-2001

Physical Design For FPGAs Rajeev Jayaraman Physical Implementation Tools Xilinx Inc. ISPD-2001 Do you know FPGAs? FPGAs are used only in prototyping and emulation systems? Can you design anything real in FPGAs? FPGAs are too

595 views • 48 slides