xtending our vhdl xtext formatter with the formatter2 api
play

Xtending our VHDL Xtext formatter with the formatter2 API ir. - PowerPoint PPT Presentation

May 21, 2023 •369 likes •1.76k views

EclipseCon France 2017-06-21 Xtending our VHDL Xtext formatter with the formatter2 API ir. Titouan Vervack redefine.digital.design: Helping you deal with complexity in VHDL and Verilog. EclipseCon France, Toulouse 2017-06-21 Xtending our VHDL

  1. Alignment! 22

  2. Alignment! 22

  3. Alignment! 22

  4. Alignment! 22

  5. Alignment! start end 22

  6. Alignment! start end 22

  7. Alignment! start end Find smallest encapsulating object that formats region between start and end 22

  8. Alignment! start end Find smallest encapsulating object that formats region between start and end 22

  9. Alignment! clk : in std_logic := ‘X’; 23

  10. Alignment! clk : in std_logic := ‘X’; start end 23

  11. Alignment! clk : in std_logic := ‘X’; start end end.getSemanticElement() PortList PortDeclaration PortDeclaration name direction type value 23

  12. Alignment! x + 4 clk : in std_logic := ‘X’; start end offset x end.getSemanticElement() PortList PortDeclaration PortDeclaration name direction type value 23

  13. Alignment! Format smallest encapsulating object val rule = portDecl.getParserRule() val oldAccess = createTextRegionAccess(rule, portDecl.text) val formatted = portDecl.format() 24

  14. Alignment! Format smallest encapsulating object val rule = portDecl.getParserRule() val oldAccess = createTextRegionAccess(rule, portDecl.text) val formatted = portDecl.format() Map unformatted string to formatted string val newAccess = createTextRegionAccess(rule, formatted.text) val oldIndices = oldAccess.getIndices(start, end) val length = newAccess.countBetween(oldIndices) 24

  15. Align on first parameter? → return ( →→ foo((5, →→ ·····6), →→ ····3)); 25

  16. Align on first parameter? → return ( →→ foo((5, →→ ·····6), →→ ····3)); 25

  17. Align on first parameter? → return ( →→ foo((5, →→ ·····6), →→ ····3)); → return (5, → ········foo((5, → ·············6), → ············3)); 25

  18. Align on first parameter? → return ( →→ foo((5, →→ ·····6), →→ ····3)); → return (5, → ········foo((5, → ·············6), → ············3)); 25

  19. Align on first parameter? → return ( → return foo((5, →→ foo((5, → ············6), →→ ·····6), → ···········3)); →→ ····3)); → return (5, → ········foo((5, → ·············6), → ············3)); 25

  20. Align on first parameter? → return ( → return foo((5, →→ foo((5, → ············6), →→ ·····6), → ···········3)); →→ ····3)); → return (5, → ········foo((5, → ·············6), → ············3)); 25

  21. Align on first parameter? → return ( → return foo((5, →→ foo((5, → ············6), →→ ·····6), → ···········3)); →→ ····3)); → return foo( → return (5, →→ (5, → ········foo((5, →→ ·6), → ·············6), →→ 3)); → ············3)); 25

  22. Align on first parameter? → return ( → return foo((5, →→ foo((5, → ············6), →→ ·····6), → ···········3)); →→ ····3)); → return foo( → return (5, →→ (5, → ········foo((5, →→ ·6), → ·············6), →→ 3)); → ············3)); 25

  23. Align on first parameter? → return ( → return foo((5, →→ foo((5, → ············6), →→ ·····6), → ···········3)); →→ ····3)); Find largest encapsulating element on same line → return foo( → return (5, →→ (5, → ········foo((5, →→ ·6), → ·············6), →→ 3)); → ············3)); 25

  24. Actual timeline 6. Feature parity & extend formatter with new features Correct indentation 26

  25. Actual timeline 6. Feature parity & extend formatter with new features Correct indentation val replacements = formatter.format(request) 26

  26. Actual timeline 6. Feature parity & extend formatter with new features Correct indentation val replacements = formatter.format(request) replacements .filter[ r| ] 26

  27. Actual timeline 6. Feature parity & extend formatter with new features Correct indentation val replacements = formatter.format(request) replacements .filter[ r| r.lineCount > 1 ] 26

  28. Actual timeline 6. Feature parity & extend formatter with new features Correct indentation val replacements = formatter.format(request) replacements .filter[ r| r.lineCount > 1 && r.replacementText.newlines + 1 == r.lineCount ] 26

  29. Actual timeline 6. Feature parity & extend formatter with new features Formatter tags 27

  30. Actual timeline 6. Feature parity & extend formatter with new features Formatter tags -- @formatter:off Turns formatter off -- @formatter:on Turns formatter on 27

  31. Actual timeline 6. Feature parity & extend formatter with new features Formatter tags -- @formatter:off Turns formatter off -- @formatter:on Turns formatter on val originalRegions = request.getRegions() ?: document.region 27

  32. Actual timeline 6. Feature parity & extend formatter with new features Formatter tags -- @formatter:off Turns formatter off -- @formatter:on Turns formatter on val originalRegions = request.getRegions() ?: document.region val betweenRegions = document.findRegionsBetween(off, on) 27

  33. Actual timeline 6. Feature parity & extend formatter with new features Formatter tags -- @formatter:off Turns formatter off -- @formatter:on Turns formatter on val originalRegions = request.getRegions() ?: document.region val betweenRegions = document.findRegionsBetween(off, on) .addAll(document.findRegionsBetween(off, EOF)) 27

  34. Actual timeline 6. Feature parity & extend formatter with new features Formatter tags -- @formatter:off Turns formatter off -- @formatter:on Turns formatter on val originalRegions = request.getRegions() ?: document.region val betweenRegions = document.findRegionsBetween(off, on) .addAll(document.findRegionsBetween(off, EOF)) val newRegions = originalRegions.removeRegions(betweenRegions) 27

  35. Actual timeline 6. Feature parity & extend formatter with new features Formatter tags -- @formatter:off Turns formatter off -- @formatter:on Turns formatter on val originalRegions = request.getRegions() ?: document.region val betweenRegions = document.findRegionsBetween(off, on) .addAll(document.findRegionsBetween(off, EOF)) val newRegions = originalRegions.removeRegions(betweenRegions) request.setRegions(newRegions) 27

  36. Performance 7. Performance tweaking to same or better level than old 28

  37. Performance 7. Performance tweaking to same or better level than old ● Cache ITextRegionAccess in subformats 28

  38. Performance 7. Performance tweaking to same or better level than old ● Cache ITextRegionAccess in subformats ● Cache IParser.createAllRules(Grammar) 28

  39. Performance 7. Performance tweaking to same or better level than old ● Cache ITextRegionAccess in subformats ● Cache IParser.createAllRules(Grammar) ● Merge all replacements into one big replacement 28

  40. Performance 7. Performance tweaking to same or better level than old emacs/xtend > 25m 29

  41. Performance 7. Performance tweaking to same or better level than old emacs/xtend > 25m 30

  42. Biggest problems in hindsight 31

Recommend

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program consists of a collection of design units , each of which is defined using three components Library and Package Declaration library IEEE; use

199 views • 15 slides
Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set

Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set

Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set covers Fundamental limitation of EDA software Realization of VHDL operator Realization of VHDL data type VHDL synthesis flow

511 views • 34 slides
Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set

Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set

Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set covers the components to a basic VHDL program, including lexical ele- ments, program format, data types and operators A VHDL program consists of a

502 views • 34 slides
Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the

Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the

Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the structural, physical and behavioral characteristics of digital systems. VHDL is used to attain several goals: Synthesis of digital systems.

539 views • 11 slides
VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally

VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally

Chapter 1 Introduction to VHDL VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally correct and well-documented VHDL code , intended for either simulation or synthesis, of any combinational or

245 views • 7 slides
Implementing Java-like languages in Xtext with Xsemantics Lorenzo Bettini Dipartimento di

Implementing Java-like languages in Xtext with Xsemantics Lorenzo Bettini Dipartimento di

Introduction Xtext Xsemantics Examples Conclusions Implementing Java-like languages in Xtext with Xsemantics Lorenzo Bettini Dipartimento di Informatica, Universit` a di Torino, Italy PISA, CINA Kick-off Meeting, 5 Feb 2013. Introduction

740 views • 42 slides
VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling Structural

VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling Structural

Chapter 8 Outline Structural Modeling Basic Example Component Declaration Component Instantiation Resolving Signal Value Generate Statement VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling

266 views • 5 slides
VHDL Description Models VHDL VHDL can be looked at as a model of a digital system

VHDL Description Models VHDL VHDL can be looked at as a model of a digital system

VHDL Description Models VHDL VHDL can be looked at as a model of a digital system Powerful alternative to schematic based design A change (transition) on the input may lead to a new system state and consequently a change of the

763 views • 15 slides
Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors: ECE: Jim Plusquellic FMAC: Craig Kief and Steve Suddarth Text: FPGA Prototyping By VHDL Examples, Xilinx Spartan-3 Version, Pong P. Chu, ISBN:

124 views • 8 slides
VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and

VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and

Chapter 2 Programmable Logic VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and programmable logic = best current solution for rapid design, implementation, testing, and documenting of complex digital

463 views • 11 slides
EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu

EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu

EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu liang.liu@eit.lth.se 1 Lund University / EITF35/ Liang Liu Outline VHDL Objects VHDL Data Types Operators in VHDL Optimizing VHDL Code Operator

907 views • 37 slides
Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor: Prof. Jim Plusquellic Text: RTL Harware Design Using VHDL: Coding for Efficiency, Portability, and Scalabil- ity, Pong P. Chu, ISBN-13:

482 views • 10 slides
CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&T Overview VHDL is a

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&T Overview VHDL is a

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&T Overview VHDL is a popular language for describing digital hardware and widely used by industry worldwide VHDL is an acronym for VHSIC (Very High Speed Integrated

441 views • 10 slides
UMBC A N R Y L D A B M A L F T U M B C I O M 1 (March 29, 1998 4:05 pm) Y O

UMBC A N R Y L D A B M A L F T U M B C I O M 1 (March 29, 1998 4:05 pm) Y O

Principles of VLSI Design VHDL CMSC 491B/711 VHDL Introduction A language for describing the structural, physical and behavioral characteristics of digital systems. Execution of a VHDL program results in a simulation of the digital system.

719 views • 23 slides
VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman

VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman

VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx 2 HDL Introduction VHDL (DoD project) and Verilog (private project) High level languages for

810 views • 62 slides
VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim

VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim

VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim Test bench to apply stimuli/test inputs to the VHDL code Visual inspection through graphical output (waveform) Self checking test

1.1k views • 24 slides
E XTENDING S EMANTIC AND E PISODIC M EMORY TO S UPPORT R OBUST D ECISION M AKING

E XTENDING S EMANTIC AND E PISODIC M EMORY TO S UPPORT R OBUST D ECISION M AKING

E XTENDING S EMANTIC AND E PISODIC M EMORY TO S UPPORT R OBUST D ECISION M AKING (FA2386-10-1-4127) PI: John E. Laird (University of Michigan) Graduate Students: Nate Derbinsky, Mitchell Bloch, Mazin Assanie AFOSR Program Review: Mathematical

760 views • 46 slides
VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for

VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for

VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for synthesis General guidelines for hardware designers This lecture includes the content from: Nitin Yogi, Modelling for Synthesis with VHDL, Auburn

697 views • 52 slides
A Data Formatter for the ATLAS Fast Tracker Jamieson Olsen, Ho Ling Li, Ted Liu, Yasuyuki Okumura,

A Data Formatter for the ATLAS Fast Tracker Jamieson Olsen, Ho Ling Li, Ted Liu, Yasuyuki Okumura,

A Data Formatter for the ATLAS Fast Tracker Jamieson Olsen, Ho Ling Li, Ted Liu, Yasuyuki Okumura, Bjoern Penning Abstract- The Fast TracKer (FTK) is an upgrade to the response to a level-1 accept chains of Pixel and SCT modules are read out

533 views • 4 slides
Outline 1. Fundamental limitation of EDA software 2. Realization of VHDL operator Synthesis Of

Outline 1. Fundamental limitation of EDA software 2. Realization of VHDL operator Synthesis Of

Outline 1. Fundamental limitation of EDA software 2. Realization of VHDL operator Synthesis Of VHDL Code 3. Realization of VHDL data type 4. VHDL synthesis flow 5. Timing consideration RTL Hardware Design Chapter 6 1 RTL Hardware Design

229 views • 11 slides
Testing Xtext Languages Lorenzo Bettini Dipartimento di Informatica, Universit di Torino, Italy

Testing Xtext Languages Lorenzo Bettini Dipartimento di Informatica, Universit di Torino, Italy

Testing Xtext Languages Lorenzo Bettini Dipartimento di Informatica, Universit di Torino, Italy itemis GmbH, Zurich, Switzerland EclipseCon France 2015 Lorenzo Bettini Testing Xtext Languages EclipseCon France 2015 1/43 Wrong Workfmow

966 views • 53 slides
Synthesis Of VHDL Code RTL Hardware Design Chapter 6 1 Outline 1. Fundamental limitation of

Synthesis Of VHDL Code RTL Hardware Design Chapter 6 1 Outline 1. Fundamental limitation of

Synthesis Of VHDL Code RTL Hardware Design Chapter 6 1 Outline 1. Fundamental limitation of EDA software 2. Realization of VHDL operator 3. Realization of VHDL data type 4. VHDL synthesis flow 5. Timing consideration RTL Hardware Design

799 views • 61 slides
Vhdl Bounded Model Checker (VBMC): A Formal Verification Tool for VHDL Designs Ajith John, A. K.

Vhdl Bounded Model Checker (VBMC): A Formal Verification Tool for VHDL Designs Ajith John, A. K.

Vhdl Bounded Model Checker (VBMC): A Formal Verification Tool for VHDL Designs Ajith John, A. K. Bhattacharjee RCnD, BARC Supratik Chakraborty, CFDVS, IIT Bombay Introduction Design of modern computer based systems involves partitioning of

710 views • 58 slides
VHDL Historical view VHDL: VHISC Hardware Description Language VHISC: Very High Speed

VHDL Historical view VHDL: VHISC Hardware Description Language VHISC: Very High Speed

VHDL Historical view VHDL: VHISC Hardware Description Language VHISC: Very High Speed Integrated Circuits Hardware languages are expected to model functionalities that once synthesized will produce physical processing devices,

405 views • 5 slides

More recommend