supporting the risc v vector extension in llvm
play

Supporting the RISC-V Vector Extension in LLVM Robin Kruppe, Julian - PowerPoint PPT Presentation

Aug 30, 2023 •11 likes •81 views

Supporting the RISC-V Vector Extension in LLVM Robin Kruppe, Julian Oppermann, Andreas Koch Embedded Systems and Applications Group (ESA), TU Darmstadt April 17, 2018 | TU Darmstadt | Robin Kruppe, Julian Oppermann, Andreas Koch | 1

  1. Supporting the RISC-V Vector Extension in LLVM Robin Kruppe, Julian Oppermann, Andreas Koch Embedded Systems and Applications Group (ESA), TU Darmstadt April 17, 2018 | TU Darmstadt | Robin Kruppe, Julian Oppermann, Andreas Koch | 1

  2. Processor-dependent vector length ◮ SIMD/vectorized code, but vector length chosen by microarchitecture ◮ Compile software once, run on all processors ◮ Strip-mined loops: handle as much work per iteration as hardware supports ◮ see also: Arm Scalable Vector Extension (SVE) April 17, 2018 | TU Darmstadt | Robin Kruppe, Julian Oppermann, Andreas Koch | 2

  3. Configuration determined vector length ◮ RISC-V vector unit is configurable: registers count, bit width of vector elements, ... ◮ Vector length determined from configuration! ◮ Configuration tailored to kernel can greatly improve perf & energy & . . . ◮ Want compiler to generate tailored configurations, but this means: ◮ Vector length not just unknown (like SVE), also changes at run time April 17, 2018 | TU Darmstadt | Robin Kruppe, Julian Oppermann, Andreas Koch | 3

  4. Proposed IR extension: dynamic-length vector type %p = alloca <vlen x i32 > %v = call <vlen x i32 > @llvm.riscv.foo() store <vlen x i32 > %v, <vlen x i32 >* %p ◮ New first-class type (possibly reuse SVE vector type) ◮ Vector length mustn’t change in the middle of vector code ◮ To keep this manageable, declare: vector length changes on calls & returns April 17, 2018 | TU Darmstadt | Robin Kruppe, Julian Oppermann, Andreas Koch | 4

  5. Proposed IR extension: dynamic-length vector type with vector length token %L = vlentoken %p = alloca <vlen x i32 >, vlen %L %v = call <vlen x i32 > @llvm.riscv.foo(), vlen %L store <vlen x i32 > %v, <vlen x i32 >* %p, vlen %L ◮ Problem: some passes (e.g., outlining) move instructions between functions ◮ token type leveraged to keep vector operations together in same function ◮ One vlentoken per function to simplify IR passes April 17, 2018 | TU Darmstadt | Robin Kruppe, Julian Oppermann, Andreas Koch | 5

  6. Current status ◮ Implemented IR changes ◮ Prototyped MIR support: instructions, vector unit state, configuration ◮ Vector unit configuration by piggy-backing on register allocator ◮ Next up: loop vectorization (possibly via VPlan), ISel support April 17, 2018 | TU Darmstadt | Robin Kruppe, Julian Oppermann, Andreas Koch | 6

  7. Interested? Questions? Thoughts? Objections? Find me at the poster session! or email me: kruppe@esa.tu-darmstadt.de Discuss the full RFC on llvm-dev! lists.llvm.org/pipermail/llvm-dev/2018-April/122517.html April 17, 2018 | TU Darmstadt | Robin Kruppe, Julian Oppermann, Andreas Koch | 7

Recommend

Supporting 64 bit pointers in RISCV 32 bit LLVM backend Reshabh Sharma Background: Prof.

Supporting 64 bit pointers in RISCV 32 bit LLVM backend Reshabh Sharma Background: Prof.

Supporting 64 bit pointers in RISCV 32 bit LLVM backend Reshabh Sharma Background: Prof. Taylors Bespoke Silicon Group is developing a GP-GPU based on RISC-V 32 bit ISA (RV32) Why 32 bit ISA? It is good for very high energy efficiency and

557 views • 13 slides
Adventures with RISC-V Vectors and LLVM Robin Kruppe Roger Espasa Chief Architect Embedded

Adventures with RISC-V Vectors and LLVM Robin Kruppe Roger Espasa Chief Architect Embedded

Adventures with RISC-V Vectors and LLVM Robin Kruppe Roger Espasa Chief Architect Embedded Systems and Applications Group 1 Background RISC-V is a new open-source ISA rapidly gaining momentum Definition controlled by the RISC-V

530 views • 23 slides
RISC-V: towards a reference LLVM backend Alex Bradbury asb@lowrisc.org @asbradbury @lowRISC 3rd

RISC-V: towards a reference LLVM backend Alex Bradbury asb@lowrisc.org @asbradbury @lowRISC 3rd

RISC-V: towards a reference LLVM backend Alex Bradbury asb@lowrisc.org @asbradbury @lowRISC 3rd November 2016 What is RISC-V? A free to implement ISA originally developed at UC Berkeley Has Linux, QEMU, FreeBSD, seL4, Coreboot, ...

323 views • 7 slides
Challenges of mixed-width vector code generation and static scheduling in LLVM (for VLIW

Challenges of mixed-width vector code generation and static scheduling in LLVM (for VLIW

B ACKGROUND M IXED - WIDTH VECTOR CODE GENERATION S TATIC S CHEDULING Q &amp; A Challenges of mixed-width vector code generation and static scheduling in LLVM (for VLIW Architectures) *Erkan Diken, **Pierre-Andre Saulais, ***Martin J.

539 views • 52 slides
LLVM IR and the IoT Dvid Juhsz david.juhasz@imsystech.com 4/2/2018 1 FOSDEM 2018 LLVM

LLVM IR and the IoT Dvid Juhsz david.juhasz@imsystech.com 4/2/2018 1 FOSDEM 2018 LLVM

A unique processor architecture meeting LLVM IR and the IoT Dvid Juhsz david.juhasz@imsystech.com 4/2/2018 1 FOSDEM 2018 LLVM devroom Compiling with LLVM High-Level Programming Language LLVM LLVM Front-end LLVM Assembly / IR LLVM

435 views • 22 slides
Ara Design and implementation of a 1GHz+ 64-bit RISC-V Vector Processor in 22 nm FD-SOI Matheus

Ara Design and implementation of a 1GHz+ 64-bit RISC-V Vector Processor in 22 nm FD-SOI Matheus

Ara Design and implementation of a 1GHz+ 64-bit RISC-V Vector Processor in 22 nm FD-SOI Matheus CAVALCANTE PhD Student ETH Zurich Fabian SCHUIKI, Florian ZARUBA, Michael SCHAFFNER, Luca BENINI Matheus CAVALCANTE | 2 octobre 2019 | 1

3.35k views • 24 slides
Nested Parallelism PageRank on RISC- V Vector Multi- Processors Al Alon Am Amid, Al Albert t

Nested Parallelism PageRank on RISC- V Vector Multi- Processors Al Alon Am Amid, Al Albert t

Nested Parallelism PageRank on RISC- V Vector Multi- Processors Al Alon Am Amid, Al Albert t Ou, Kr Krste te Asanov ovi , B Bor orivoj oje e Nikol oli Agenda Silicon-Proven Open Source Hardware and FPGA-Accelerated Problem

755 views • 51 slides
Supporting TVM on RISC-V Architectures Jenq-Kuen Lee 1 , Allen Lu 2 , Yuan-Ming Chang 1,2 ,

Supporting TVM on RISC-V Architectures Jenq-Kuen Lee 1 , Allen Lu 2 , Yuan-Ming Chang 1,2 ,

Supporting TVM on RISC-V Architectures Jenq-Kuen Lee 1 , Allen Lu 2 , Yuan-Ming Chang 1,2 , Chao-Lin Lee 1,2 Piyo Chen 1 , and Shao-Chung Wang 3 1 Department of Computer Science, National Tsing Hua University, Taiwan 2 Peakhills Group Corporation 3

64 views • 5 slides
xBGAS: Toward a RISC-V Extension for Global, Scalable Shared Memory John Leidel 1 , David

xBGAS: Toward a RISC-V Extension for Global, Scalable Shared Memory John Leidel 1 , David

xBGAS: Toward a RISC-V Extension for Global, Scalable Shared Memory John Leidel 1 , David Donofrio 2 , Farzad Fatollahi-Fard 2 , Kurt Keville 3 , Xi Wang 4 , Frank Conlon 4 , Yong Chen 4 1 Tactical Computing Labs; 2 Lawrence Berkeley National Lab

493 views • 22 slides
Porting LLVM to a new OS Kai Nacke 31 January 2016 LLVM devroom @ FOSDEM16 Porting LLVM

Porting LLVM to a new OS Kai Nacke 31 January 2016 LLVM devroom @ FOSDEM16 Porting LLVM

Porting LLVM to a new OS Kai Nacke 31 January 2016 LLVM devroom @ FOSDEM16 Porting LLVM There are two possible goals Run LLVM tools on OS Generate code for OS / CPU architecture Mission is to run LLVM on previously unsupported

603 views • 11 slides
A RISC-V ISA EXTENSION FOR ULTRA-LOW POWER IOT WIRELESS SIGNAL PROCESSING Carolynn Bernier, Hela

A RISC-V ISA EXTENSION FOR ULTRA-LOW POWER IOT WIRELESS SIGNAL PROCESSING Carolynn Bernier, Hela

A RISC-V ISA EXTENSION FOR ULTRA-LOW POWER IOT WIRELESS SIGNAL PROCESSING Carolynn Bernier, Hela Belhadj Amor, Zdenk Pikryl Oct 1, 2019 ULP WIRELESS DESIGN @ LETI 2003 2005 2010 today RFID Atmel-Starchip VHBR 65nm

380 views • 19 slides
NPSEC: 2 Years Serving and Supporting Extension PSEPs July 23, 2019 Duluth, MN Tom Smith

NPSEC: 2 Years Serving and Supporting Extension PSEPs July 23, 2019 Duluth, MN Tom Smith

NPSEC: 2 Years Serving and Supporting Extension PSEPs July 23, 2019 Duluth, MN Tom Smith Executive Director Serving and Supporting Extension Pesticide Safety Education PERC/ AFOP/Rutgers Revenue Sharing: - Jan 2019 raised net revenue

393 views • 10 slides
The Many Faces of Instrumentation: Debugging and Better Performance using LLVM in HPC What are

The Many Faces of Instrumentation: Debugging and Better Performance using LLVM in HPC What are

The Many Faces of Instrumentation: Debugging and Better Performance using LLVM in HPC What are LLVM, Clang, and Flang? How is LLVM Being Improved for HPC. What Facilities for Tooling Exist in LLVM? Opportunities for the Future!

572 views • 38 slides
LLVM/Clang Mouna Abidi &amp; Manel Grichi 1 Plan What is LLVM? How will you be using it?

LLVM/Clang Mouna Abidi &amp; Manel Grichi 1 Plan What is LLVM? How will you be using it?

LLVM/Clang Mouna Abidi &amp; Manel Grichi 1 Plan What is LLVM? How will you be using it? LLVM Architecture Compiler Simple case study Conclusion 2 What is LLVM? Low Level Virtual Machine Modern Compiler

1.34k views • 19 slides
LLVM Binutils BoF 2019 EuroLLVM Developers' Meeting James Henderson (SN Systems) Jordan

LLVM Binutils BoF 2019 EuroLLVM Developers' Meeting James Henderson (SN Systems) Jordan

LLVM Binutils BoF 2019 EuroLLVM Developers' Meeting James Henderson (SN Systems) Jordan Rupprecht (Google) Introduction LLVM binary utilities (aka binutils) include: llvm-readobj/llvm-readelf llvm-objdump llvm-objcopy

352 views • 8 slides
Supporting TVM on RISC-V Architectures with SIMD Computations Jenq-Kuen Lee 1 , Chun-Chieh Yang 1

Supporting TVM on RISC-V Architectures with SIMD Computations Jenq-Kuen Lee 1 , Chun-Chieh Yang 1

Supporting TVM on RISC-V Architectures with SIMD Computations Jenq-Kuen Lee 1 , Chun-Chieh Yang 1 , Allen Lu 2 , P. Chen 1 , YM Chang 1,2 , CH Chang 1 , Yi-Ru Chen 1 , HH Liao 1 , Chao-Lin Lee 1,2 , Ssu-Hsuan Lu 2 , and Shao-Chung Wang 3 1

306 views • 6 slides
The future of operating systems on RISC-V Alex Bradbury asb@lowrisc.org @asbradbury 4th

The future of operating systems on RISC-V Alex Bradbury asb@lowrisc.org @asbradbury 4th

The future of operating systems on RISC-V Alex Bradbury asb@lowrisc.org @asbradbury 4th March 2019 Structure of this talk Introduction to RISC-V RISC-V status Selected RISC-V topics RISC-V and open hardware: the future

733 views • 28 slides
Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail

Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail

Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail in the instruction set wars? Describe a simple RISC ISA called DLX 2. Designing a simple DLX processor: Single Cycle Implementation Multiple

753 views • 11 slides
Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail

Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail

Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail in the instruction set wars? Describe a simple RISC ISA called DLX 2. Designing a simple DLX processor: Single Cycle Implementation Multiple

1.01k views • 21 slides
Building, Testing and Debugging a Simple out-of-tree LLVM Pass October 29, 2015, LLVM

Building, Testing and Debugging a Simple out-of-tree LLVM Pass October 29, 2015, LLVM

Building, Testing and Debugging a Simple out-of-tree LLVM Pass October 29, 2015, LLVM Developers Meeting LLVM 3.7 Resources https://github.com/quarkslab/ llvm-dev-meeting-tutorial-2015 1 Instruction Booklet a = b + c a = b

794 views • 62 slides
Heritage, a vector for developm ent Presentation of the EU-funded program m es supporting

Heritage, a vector for developm ent Presentation of the EU-funded program m es supporting

Heritage, a vector for developm ent Presentation of the EU-funded program m es supporting Heritage in the South Mediterranean region Chrystelle Lucas, DG Europeaid, European Com m ission Novem ber 2 0 1 2 European Neighbourhood Policy -

345 views • 11 slides
LLVM Simone Campanoni simonec@eecs.northwestern.edu Problems with Canvas? Problems with slides?

LLVM Simone Campanoni simonec@eecs.northwestern.edu Problems with Canvas? Problems with slides?

LLVM Simone Campanoni simonec@eecs.northwestern.edu Problems with Canvas? Problems with slides? Any problems? Outline Introduction to LLVM CAT steps Hacking LLVM LLVM LLVM is a great, hackable compiler for C/C++ languages

1.68k views • 44 slides
StVEC: A Vector Instruction Extension for High Performance Stencil Computation Renji Thomas

StVEC: A Vector Instruction Extension for High Performance Stencil Computation Renji Thomas

StVEC: A Vector Instruction Extension for High Performance Stencil Computation Renji Thomas Louis-No el Pouchet Naser Sedaghati Radu Teodorescu P. Sadayappan Department of Computer Science and Engineering The Ohio State University HPC

733 views • 60 slides
Wring an LLVM Pass: 101 LLVM 2019 tutorial Andrzej Warzyski arm October 2019 Andrzejs

Wring an LLVM Pass: 101 LLVM 2019 tutorial Andrzej Warzyski arm October 2019 Andrzejs

Wring an LLVM Pass: 101 LLVM 2019 tutorial Andrzej Warzyski arm October 2019 Andrzejs Background arm DOWNSTREAMlldb SciComp Highlander LLVM Dev Meeng 2019 2 / 39 Overview LLVM pass development crash course Focus on

635 views • 39 slides

More recommend