vdhl programming and software for llrf and results from
play

VDHL programming and software for LLRF and results from tests - PowerPoint PPT Presentation

VDHL programming and software for LLRF and results from tests Waldemar Koprek LLRF 2005 - Geneva Client application PC PC-Windows ethernet MATLAB IID server PC I nternal IID interpreter I nterface D efinition VME channel for EPP-VME


  1. VDHL programming and software for LLRF and results from tests Waldemar Koprek LLRF 2005 - Geneva

  2. Client application PC PC-Windows ethernet MATLAB IID server PC I nternal IID interpreter I nterface D efinition VME channel for EPP-VME File VME VME channel component Internal Interface FPGA Cavity simulator Controller

  3. VHDL components • Multi cavity controller • One cavity simulator I NxADC CONTROLLER vector sum Q CAVITIES SIMULATOR CAVITY 1 FPGA

  4. SI MCON 3.0 BOARD – FI RMWARE 3.0.1 VECTOR BI S AND/ OR TI RGGER 1MHz CAVI TY 1 CAVI TY 8 MODULATOR RF GATE Digital Digital Digital DAC1 DAC2 ADC1 ADC8 ... Output 1 Input 1 Input 2 Offset ... Calibration Calibration I> 0 or Timing & Control Offset Offset Q> 0 Module ... I Q I/Q I/Q | I | detector detector - - + + I Q I Q I Q | Q| I Q I Q ... Rotation Rotation Rotation Set-Point Error Matrix Matrix Matrix Table Table I Q I Q I Q I Q I I I VECTOR SUM x + - + Q Q Q I Q I Q FPGA CONTROLLER GAIN Feed-Forward Table Table

  5. DATA ACQUISITION SUBSYSTEM in SIMCON 3.0 CONTROLLER . . . . . . 52 SI GNALS FROM I NTERNAL LOGI C PROGRAMMABLE MULTI PLEXER 2048 DAQ1 DAQ2 DAQ3 DAQ4 DAQ5 DAQ6 DAQ7 DAQ8 DAQ9 DAQ10 V 0 M Total 20kB within one pulse E VMEbus DOOCS & MATLAB

  6. TEST of SIMCON • December 2004 – CHIECHIA in DESY – SIMCON 2.1 • April 2005 – FNAL module A0– SIMCON 2.1 • May, July 2005 – VUV-FEL in DESY, module ACC1 – SIMCON 3.0 • September 2005 – VUV-FEL in DESY, RF- GUN – SIMCON 3.0

  7. TEST in DESY MODULE ACC1

  8. TEST IN ACC1

  9. TEST IN DESY - RF-GUN • Driving with feed forward and feedback • Stabilization of sum of forward and reflected power • Stability of the beam phase – rms= 0.159 deg

  10. PLAN - hardware • Running SIMCON 3.1 in ACC1 in VUV-FEL • Running SIMCON 3.1 in RF-GUN in VUV- FEL • SIMCON 3.1 Operational at PITZ RF Gun • SIMCON 3.1 at FNAL

  11. PLAN - firmware • Implementation of Adaptive Feed Forward algorithm in FPGA between pulses • On-line calculation of detuning and driving piezo-system • Implementation of different controllers – self-excited loop • Implementation of control algorithms in PowerPC

Recommend


More recommend