SHARED MEMORY SYSTEMS Mahdi Nazm Bojnordi Assistant Professor - PowerPoint PPT Presentation

SHARED MEMORY SYSTEMS Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture

Overview ¨ Shared memory systems ¤ Inconsistent vs. consistent data ¨ Cache coherence with write back policy ¤ MSI protocol ¤ MESI protocol ¨ Memory consistency ¤ Sequential consistency

Recall: Shared Memory Systems ¨ Multiple threads employ a shared memory system ¤ Easy for programmers ¨ Complex synchronization mechanisms are required ¤ Cache coherence n All the processors see the same data for a particular memory address as they should have if there were no caches in the system n e.g., snoopy protocol with write-through, write no-allocate n Inefficient ¤ Memory consistency n All memory instructions appear to execute in the program order n e.g., sequential consistency

Snooping with Writeback Policy ¨ Problem: writes are not propagated to memory until eviction ¤ Cache data maybe different from main memory ¨ Solution: identify the owner of the most recently updated replica ¤ Every data may have only one owner at any time ¤ Only the owner can update the replica ¤ Multiple readers can share the data n No one can write without gaining ownership first

Modified-Shared-Invalid Protocol ¨ Every cache block transitions among three states ¤ Invalid: no replica in the cache ¤ Shared: a read-only copy in the cache n Multiple units may have the same copy ¤ Modified: a writable copy of the data in the cache n The replica has been updated n The cache has the only valid copy of the data block ¨ Processor actions ¤ Load, store, evict ¨ Bus messages ¤ BusRd, BusRdX, BusInv, BusWB, BusReply

MSI Example Load/BusRd invalid shared P1 P2 Load I I BusRd BUS BusReply

MSI Example BusRd/[BusReply] Load/BusRd invalid shared Load/-- P1 P2 Load S I BusRd BUS

MSI Example BusRd/[BusReply] Load/BusRd invalid shared Evict/-- Load/-- P1 P2 Evict S S BUS

MSI Example BusRd/[BusReply] Load/BusRd BusRdX/[BusReply] invalid shared Evict/-- Load/-- Store/BusRdX P1 P2 Store S I modified BUS Load, Store/--

MSI Example BusRd/[BusReply] Load/BusRd BusRdX/[BusReply] invalid shared Evict/-- Load/-- Store/BusRdX BusRd/BusReply P1 P2 Load I M modified BUS Load, Store/--

MSI Example BusRd/[BusReply] Load/BusRd BusInv,BusRdX/[BusReply] invalid shared Evict/-- Load/-- Store/BusRdX BusRd/BusReply P1 P2 Store S S Store/BusInv modified BUS Load, Store/--

MSI Example BusRd/[BusReply] Load/BusRd BusInv,BusRdX/[BusReply] invalid shared Evict/-- Load/-- BusRdX/BusReply Store/BusRdX BusRd/BusReply P1 P2 Store M I Store/BusInv modified BUS Load, Store/--

MSI Example BusRd/[BusReply] Load/BusRd BusInv,BusRdX/[BusReply] invalid shared Evict/-- Load/-- BusRdX/BusReply Store/BusRdX BusRd/BusReply P1 P2 Evict I M Store/BusInv BusWB modified BUS Load, Store/--

Modified, Exclusive, Shared, Invalid ¨ Also known as Illinois protocol ¤ Employed by real processors ¤ A cache may have an exclusive copy of the data ¤ The exclusive copy may be copied between caches ¨ Pros ¤ No invalidation traffic on write-hits in the E state ¤ Lower overheads in sequential applications ¨ Cons ¤ More complex protocol ¤ Longer memory latency due to the protocol

SHARED MEMORY SYSTEMS Mahdi Nazm Bojnordi Assistant Professor - PowerPoint PPT Presentation

SHARED MEMORY SYSTEMS Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture Overview Shared memory systems Inconsistent vs. consistent data Cache coherence with write back

Distributed Shared Memory Shared memory : difficult to realize vs . easy to program with.

Shared Memory Bus for Multiprocessor Systems Mat Laibowitz and Albert Chiou Group 6 Shared

Shared Memory Programming Introduction to OpenMP Overview Shared memory systems Basic

Operating Systems WT 2019/20 Memory Management Shared Memory Process 1 virtual memory most

Distributed Shared Memory Presented by Humayun Arafat 1 Outline Background Shared Memory,

Distributed Shared Memory Distributed Shared Memory Systems Page based

? Group 6 ? ? CPU ? CPU Memory We want multiple processors to share memory

An Analysis of SMP Memory Allocators: MapReduce on Large Shared-Memory Systems Robert D

SHARED MEMORY SYSTEMS Mahdi Nazm Bojnordi Assistant Professor School of Computing University of

COMP 590-154: Computer Architecture Shared-Memory Multi-Processors Shared-Memory Multiprocessors

Distributed Shared Memory 1 Distributed Shared Memory Making the main memory of a cluster of

Todays Topics - Distributed Shared Memory The Shared Memory Abstraction, why? Approaches

Shared Symmetric Memory Systems Computer Architecture J. Daniel Garca Snchez (coordinator)

Interprocess Communication Mechanisms shared storage shared virtual memory shared files

Threaded Programming Lecture 1: Concepts Overview Shared memory systems Basic Concepts

On the behaviour of the MKL library in multicore shared-memory systems Domingo Gim enez

Programming with Shared Memory In a shared memory system, any memory location can be accessible by

Ligra: A Lightweight Graph Processing Framework for Shared Memory Shared memory Other not

Shared Memory Multiprocessors Logical design and software interactions 1 Shared Memory

SHARED MEMORY SYSTEMS Mahdi Nazm Bojnordi Assistant Professor School of Computing University of

CoMerge Toward Efficient Data Placement in Shared Heterogeneous Memory Systems Thaleia Dimitra

Case Studies in Asynchronous, Message-Driven Shared Memory Programming Pritish Jetley Parallel

Message Passing DM519 Concurrent Programming 1 1 Absence Of Shared Memory In previous lectures

Parallel Performance Optimization ASD Shared Memory HPC Workshop Computer Systems Group, ANU