network verification and synthesis
play

Network verification and synthesis CSE 599N1 Sep 25, 2019 Who are - PowerPoint PPT Presentation

Sep 10, 2023 •590 likes •835 views

Network verification and synthesis CSE 599N1 Sep 25, 2019 Who are we? Ratul Mahajan UW MSR Intentionet UW One of the first paper was Understanding BGP misconfiguration (2002) Ryan Beckett Princeton MSR

  1. Network verification and synthesis CSE 599N1 Sep 25, 2019

  2. Who are we? Ratul Mahajan ● UW → MSR → Intentionet → UW ● One of the first paper was “Understanding BGP misconfiguration” (2002) Ryan Beckett ● Princeton → MSR ● Recently finished thesis: Network Control Plane Synthesis and Verification ○ Won the ACM SIGCOMM dissertation award and ACM Honorable Mention

  3. What is verification? “Mathematical analysis of a system to determine rigorously if it meets some end-to-end goal”

  4. Why bother with verification? Mission critical systems Ariane-5 self-destruction Northeast Blackout Boeing 737 Max crash software interface issue power control software control software bug

  5. Why bother with network verification?

  6. Why bother with network verification? [A]n unplanned data center outage costs companies more than $7,900 per minute , and the cost continues to rise. The cost of downtime per minute has risen an incredible 41% since 2010… the average cost per incident is now at a staggering $690,200 . “Networks have become the infrastructure for the infrastructure … the cloud is holding up the computation that supports the planet so it is mission critical and can not have glitches .” -- Albert Greenberg (head of Azure) https://www.youtube.com/watch?v=b94Iv-oN91s

  7. Course Logistics

  8. Why this course? Lots of research activity in the past few years ● Has opened a new sub-field of networking ● Hard to make sense of it all Important (and fun!) topic ● Combines networking with formal methods and programming languages

  9. Course goals We will collectively ● Synthesize work in this area ● Identify open research problems and promising new directions Stretch goal: Write a survey paper with our experience and findings

  10. Course organization Primarily paper reading and projects ● One main paper per lecture ○ Each student will lead the discussion of at least one paper ■ Sign up now! Via Canvas → Collaborations → Paper signup ● Highly encourage you to read additional material ● Projects in groups of 2-3 ○ Follow recommended plan (next slide) ○ Or, you may pick your own -- come talk to us first

  11. Recommended project plan Based on a small language for data plane and control plane (later today) 1. Dataplane verification [2 weeks] 2. Incremental or scalable dataplane verification [2 weeks] 3. Control plane simulation [2 week] 4. Control plane verification [2 weeks] 5. Control plane synthesis [2 weeks] (Deadlines will go on the Web page soon)

  12. Turning in projects Code (pointer) and a short report ● Ideal: host on GitHub with a README.md ○ We should be able to clone and run (easily) ● Report should be no more than 2 pages ○ Detail the approach you took ○ Benchmark performance as a function of network size

  13. Grades Class participation: 40% ● Offline and in-class discussion ○ Additional reading is excellent fodder for offline discussion ● Paper presentation Projects: 60%

  14. Networking Background

  15. Networking primer How to enable human interaction with applications How to translate data for the application How to set up and terminate application conversations How to get data across the network reliably How to get data packets across the network How to get bits across a wire reliably How to transport across electrical or mechanical interface

  16. Networking primer How to get data packets across the network

  17. Networking primer Complications Rich policies ● Distributed protocols ● Business preferences ● Complex interactions ● Security ● Vendor languages ● Traffic engineering ● Middleboxes ● Fault tolerance How to get data packets across the network

  18. Networking primer Formal Methods Toolbox Model Checking BDDs SAT Ternary symbolic execution Abstract Interpretation SMT Symmetry reduction Bisimulation

  19. Assignment 1

  20. Our dataplane language Dataplane: ● Abstracts away many details ● Topology, forwarding tables, ACLs ● YAML based format Specification: ● Collection of reachability statements ● Specifies packet headers, ingress + egress locations ● YAML based format Fields are always fully specified for simplicity

  21. Dataplane format Device interfaces Forwarding table rules Access control lists as an ordered list

  22. Query format If a packet enters one of these ingress interfaces Then the packet must exit one of these egress interfaces So long as the packet has one of these headers

  23. Questions?

Recommend

Synthesis, Verification, and Synthesis, Verification, and Inductive Learning Inductive Learning

Synthesis, Verification, and Synthesis, Verification, and Inductive Learning Inductive Learning

Synthesis, Verification, and Synthesis, Verification, and Inductive Learning Inductive Learning Sanjit A. Seshia EECS Department UC Berkeley Joint work with Susmit Jha (UTC) Dagstuhl Seminar Verified SW Working Group August 2014 July

661 views • 28 slides
Verification and Synthesis of Reactive Programs Overview of System Synthesis. Amir Pnueli

Verification and Synthesis of Reactive Programs Overview of System Synthesis. Amir Pnueli

Lecture 1: Overview of System Synthesis A. Pnueli Lectures Outline Verification and Synthesis of Reactive Programs Overview of System Synthesis. Amir Pnueli Fair Discrete Systems and their Computations. Model Checking Invariance and

309 views • 19 slides
Synthesis of Ranking Functions and Synthesis of Inductive Invariants and Synthesis of

Synthesis of Ranking Functions and Synthesis of Inductive Invariants and Synthesis of

Synthesis of Ranking Functions and Synthesis of Inductive Invariants and Synthesis of Recurrence Sets via Constraint Solving Andreas Podelski January 17, 2012 1 Program Verification and Constraints Reasoning about program

422 views • 28 slides
Verification and Synthesis of Security Chains Stephan Merz joint work with N. Schnepf, R.

Verification and Synthesis of Security Chains Stephan Merz joint work with N. Schnepf, R.

Verification and Synthesis of Security Chains Stephan Merz joint work with N. Schnepf, R. Badonnel, A. Lahmadi Inria & LORIA, Nancy, France IFIP Working Group 2.2 Vienna, September 2019 Stephan Merz Verification and Synthesis of Security

863 views • 22 slides
From Program Verification to Program Synthesis Overview Jaak Ristioja March 30, 2010 1 / 91

From Program Verification to Program Synthesis Overview Jaak Ristioja March 30, 2010 1 / 91

From Program Verification to Program Synthesis Overview Jaak Ristioja March 30, 2010 1 / 91 Reference From Program Verification to Program Synthesis. @ POPL10; January 17-23, 2010 Saurabh Srivastava , University of Maryland, College Park

1.21k views • 91 slides
Verilog Synthesis and Formal Verification with Yosys Clifford Wolf Easterhegg 2016 Overview A)

Verilog Synthesis and Formal Verification with Yosys Clifford Wolf Easterhegg 2016 Overview A)

Verilog Synthesis and Formal Verification with Yosys Clifford Wolf Easterhegg 2016 Overview A) Quick introduction to HDLs, digital design flows, ... B) Verilog HDL Synthesis with Yosys 1. OSS iCE40 FPGA Synthesis flow 2. Xilinx

671 views • 55 slides
Open Source HDL Synthesis and Verification with Yosys Clifford Wolf Abstract Yosys (Yosys Open

Open Source HDL Synthesis and Verification with Yosys Clifford Wolf Abstract Yosys (Yosys Open

Open Source HDL Synthesis and Verification with Yosys Clifford Wolf Abstract Yosys (Yosys Open Synthesis Suite) is an open source project aiming at creating a fully-featured HDL synthesis tool, and more. Lately a lot of features related to

302 views • 28 slides
Formal Verification with Yosys-SMTBMC Clifford Wolf Yosys Flows Synthesis Formal

Formal Verification with Yosys-SMTBMC Clifford Wolf Yosys Flows Synthesis Formal

Formal Verification with Yosys-SMTBMC Clifford Wolf Yosys Flows Synthesis Formal Verification Yosys-STMBMC iCE40 FPGAs Bounded Model Checking (Project IceStorm) Using any SMT-LIB2 solver (using QF_AUFBV logic) Xilinx

707 views • 56 slides
Verification and Synthesis of Symmetric Uni-Rings for Leads-To Properties Ali Ebnenasir

Verification and Synthesis of Symmetric Uni-Rings for Leads-To Properties Ali Ebnenasir

Verification and Synthesis of Symmetric Uni-Rings for Leads-To Properties Ali Ebnenasir aebnenas@mtu.edu Department of Computer Science College of Computing Michigan Technological University Houghton MI 49931 http://asd.cs.mtu.edu/

584 views • 56 slides
Syntax-Guided Synthesis Rajeev Alur University of Pennsylvania 1 Program Verification Program

Syntax-Guided Synthesis Rajeev Alur University of Pennsylvania 1 Program Verification Program

Syntax-Guided Synthesis Rajeev Alur University of Pennsylvania 1 Program Verification Program P Specification S Verifier Proof of correctness or Witness of a bug 2 Classical Program Synthesis Specification S High Level WHAT

1.28k views • 59 slides
KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design Luca

KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design Luca

ACM FMCAD, San Jose, USA KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design Luca Piccolboni, Giuseppe Di Guglielmo, and Luca P. Carloni Columbia University, NY, USA High-Level Synthesis (HLS)

838 views • 52 slides
Verification Verification, Performance Performance Analysis Performance Performance Analysis

Verification Verification, Performance Performance Analysis Performance Performance Analysis

Verification Verification, Performance Performance Analysis Performance Performance Analysis Analysis and Analysis and Synthesis Synthesis of Embedd f E E b dd d S b dded Sys ystems t ems Kim G. Larsen Kim G. Larsen Aalborg

1.44k views • 116 slides
SMT Solvers for Verification and Synthesis Andrew Reynolds VTSA Summer School August 1 and 3,

SMT Solvers for Verification and Synthesis Andrew Reynolds VTSA Summer School August 1 and 3,

SMT Solvers for Verification and Synthesis Andrew Reynolds VTSA Summer School August 1 and 3, 2017 Acknowledgements Thanks to past and present members of development team of CVC4: Cesare Tinelli, Clark Barrett, Tim King, Morgan Deters,

720 views • 24 slides
On Maximal Permissiveness in Partially-Observed Discrete Event Systems: Verification and Synthesis

On Maximal Permissiveness in Partially-Observed Discrete Event Systems: Verification and Synthesis

On Maximal Permissiveness in Partially-Observed Discrete Event Systems: Verification and Synthesis Xiang Yin and Stphane Lafortune EECS Department, University of Michigan 13th WODES, May 30-June 1, 2016 , Xian, China 0/14 X.Yin &

760 views • 55 slides
Outline Objective of Presentation Objective of Presentation Digital IC Project and

Outline Objective of Presentation Objective of Presentation Digital IC Project and

Outline Objective of Presentation Objective of Presentation Digital IC Project and Verification Synthesis Basic synthesis flow i h i fl ASIC Synthesis DesignCompiler Synthesis script Deepak Dasalukunte & Joachim

457 views • 9 slides
Leonardo de Moura Quantified SMT formulas. Applications: synthesis, software verification, ...

Leonardo de Moura Quantified SMT formulas. Applications: synthesis, software verification, ...

Leonardo de Moura Quantified SMT formulas. Applications: synthesis, software verification, ... forall x. f(x, x) >= x+a, f(a, b) < a, a > 0 Models as functional programs. f (x1, x2) = if (x1 = 1 and x2 = 2) then 0 else x1 + 1 Online

469 views • 26 slides
Network Verification Using Atomic Network Verification Using Atomic Predicates Predicates Ne

Network Verification Using Atomic Network Verification Using Atomic Predicates Predicates Ne

Network Verification Using Atomic Network Verification Using Atomic Predicates Predicates Ne two rk Ve rific atio n U sing Ato mic Pre dic ate s (S. S. L am) 1 3/ 28/ 2017 Difficulty in Managing Large Networks Difficulty in Managing Large

760 views • 44 slides
Invariant-Based Verification and Synthesis for Hybrid Systems Naijun Zhan Institute of Software,

Invariant-Based Verification and Synthesis for Hybrid Systems Naijun Zhan Institute of Software,

Invariant-Based Verification and Synthesis for Hybrid Systems Naijun Zhan Institute of Software, Chinese Academy of Sciences (Joint work with Hengjun Zhao, Jiang Liu, Deepak Kapur, Kim G. Larsen, Liang Zou, etc.) IFIP WG 2.2 Scientific

649 views • 40 slides
Genie Distributed Systems Synthesis and Verification Marc Rosen EN.600.667: Advanced Distributed

Genie Distributed Systems Synthesis and Verification Marc Rosen EN.600.667: Advanced Distributed

Genie Distributed Systems Synthesis and Verification Marc Rosen EN.600.667: Advanced Distributed Systems and Networks May 1, 2017 1 / 35 Outline Introduction Problem Statement Prior Art Demo How does it work? Code Generation How does it

504 views • 35 slides
An Integrated Modeling, Synthesis and Verification Methodology Xiaojian Liu Greg Smith June

An Integrated Modeling, Synthesis and Verification Methodology Xiaojian Liu Greg Smith June

HLS Based HW and SW Co-Design of Complex IP Subsystems An Integrated Modeling, Synthesis and Verification Methodology Xiaojian Liu Greg Smith June 4th, 2013 David Hansen Jeff Wong Louie Lee PAGE 1 2 Author Page Xiaojian Liu,

469 views • 15 slides
Verification and Synthesis Using Real Quantifier Elimination Thomas Sturm Ashish Tiwari

Verification and Synthesis Using Real Quantifier Elimination Thomas Sturm Ashish Tiwari

Verification and Synthesis Using Real Quantifier Elimination Thomas Sturm Ashish Tiwari Max-Planck-Institute for Informatik SRI International Saarbrucken, Germany Menlo Park, USA sturm@mpi-inf.mpg.de tiwari@csl.sri.com

271 views • 25 slides
Computable analysis and control synthesis over complex dynamical systems via formal verification

Computable analysis and control synthesis over complex dynamical systems via formal verification

Computable analysis and control synthesis over complex dynamical systems via formal verification Alessandro Abate Department of Computer Science, University of Oxford Delft Center for Systems and Control, TU Delft September 25, 2013

575 views • 42 slides
Introduction Algorithmic Methods for Formal Verification by Yaniv Saar Introduction JTLV

Introduction Algorithmic Methods for Formal Verification by Yaniv Saar Introduction JTLV

Algorithmic Methods for Formal Verification by Yaniv Saar A LGORITHMIC M ETHODS FOR F ORMAL Introduction V ERIFICATION JTLV Synthesis Synthesis of Reactive(1) Designs by Yaniv Saar AspectLTL: An Aspect Language for LTL

808 views • 70 slides
Logic Synthesis Overview Design flow Principles of logic synthesis Logic

Logic Synthesis Overview Design flow Principles of logic synthesis Logic

Logic Synthesis Overview Design flow Principles of logic synthesis Logic Synthesis with the common tools Conclusions 2 System Design Flow Electronic System Level (ESL) flow System C TLM, Verification, Profiling

1.12k views • 28 slides

More recommend