cyber physical systems sensors and actuators
play

Cyber-Physical Systems Sensors and Actuators IECE 553/453 Fall 2019 - PowerPoint PPT Presentation

Cyber-Physical Systems Sensors and Actuators IECE 553/453 Fall 2019 Prof. Dola Saha 1 What is a sensor? An actuator? A sensor is a device that measures a physical quantity Input / Read from physical world An actuator is a


  1. Cyber-Physical Systems Sensors and Actuators IECE 553/453– Fall 2019 Prof. Dola Saha 1

  2. What is a sensor? An actuator? Ø A sensor is a device that measures a physical quantity Ø à Input / “Read from physical world” Ø An actuator is a device that modifies a physical quantity Ø à Output / “Write to physical world” 2

  3. The Bridge between the Cyber and the Physical Ø Sensors: Ø Actuators: § Cameras § Motor controllers § Accelerometers § Solenoids § Gyroscopes § LEDs, lasers § Strain gauges § LCD and plasma displays § Microphones § Loudspeakers § Magnetometers § Switches § Radar/Lidar § Valves § Chemical sensors Ø Modeling Issues: § Pressure sensors § Physical dynamics, Noise, Bias, Sampling, § Switches Interactions, Faults 3

  4. Sensor-Rich Cars Ø Source: Analog Devices 4

  5. Sensor-Rich Cars Source: Wired Magazine Ø 5

  6. Self-Driving Cars Google self-driving car 2.0 Berkeley PATH Project Demo, 1999, San Diego. 6

  7. Kingvale Blower Ø Berkeley PATH Project, March 2005 7

  8. Sensor Model Ø Linear and Affine Functions 𝑔 𝑦 𝑢 = 𝑏𝑦 𝑢 𝑔 𝑦 𝑢 = 𝑏𝑦 𝑢 + 𝑐 Ø Affine Sensor Model 𝑔 𝑦 𝑢 = 𝑏𝑦 𝑢 + 𝑐 + 𝑜 Ø Sensitivity (a), Bias (b) and Noise (n) § Sensitivity specifies the degree to which the measurement changes when the physical quantity changes 8

  9. Analog-to-Digital Converter (ADC) Ø ADC is important almost to all application fields Ø Converts a continuous-time voltage signal within a given range to discrete-time digital values to quantify the voltage’s amplitudes x(t) x(n) ADC quantize continuous-time analog signal discrete-time digital values 9

  10. Analog-to-Digital Converter (ADC) Ø Three performance parameters: § sampling rate – number of conversions per unit time § Resolution – number of bits an ADC output § power dissipation – power efficiency Ø Many ADC implementations: § sigma-delta (low sampling rate, high resolution) § successive-approximation (low power data acquisition) § Pipeline (high speed applications) 10

  11. Successive-approximation (SAR) ADC 11

  12. Successive-approximation (SAR) ADC Ø A sample and hold circuit to acquire input voltage ( V in ). Ø An analog voltage comparator § compares V in to the output of the internal DAC and outputs the result of the comparison to the successive approximation register (SAR) Ø A successive approximation register subcircuit § Supplies an approximate digital code of V in to the internal DAC Ø An internal reference DAC § for comparison with V REF , supplies the comparator with an analog voltage equal to the digital code output of the SAR in . 12

  13. Digital Quantization Ø SAR Control Logic performs Binary Search algorithm § DAC output is set to 1/2V REF § If V IN > V REF , SAR Control Logic sets the MSB of ADC, else MSB is cleared § V DAC is set to ¾ V REF or ¼ V REF depending on output of previous step § Repeat until ADC output has been determined Ø How long does it take to converge? 13

  14. Successive-approximation (SAR) ADC • Binary search algorithm to gradually approaches the input voltage • Settle into ± ½ LSB bound within the time allowed T *+, = T -./01234 + T ,53678-253 T ,53678-253 = N×T *+,_,15<= T -./01234 is software configurable 14

  15. ADC Conversion Time T *+, = T -./01234 + T ,53678-253 Ø Suppose ADC CLK = 16 MHz and Sampling time = 4 cycles For 12-bit ADC T *+, = 4 + 12 = 16 cycles = 1µs For 6-bit ADC T *+, = 4 + 6 = 10 cycles = 625ns 15

  16. Determining Minimum Sampling Time Ø When the switch is closed, the voltage across the capacitor increases exponentially. t= time required for the sample capacitor voltage to O P settle to within one-fourth of V , t = V 23 ×(1 − e Q R ) an LSB of the input voltage Sampling time is often software programmable! Smaller sampling error Larger sampling time Tradeoff Slower ADC speed 16

  17. Resolution Resolution is determined by number of bits (in binary) to represent an analog input. Ø Example of two quantization methods (N = 3) Ø ½ Δ Δ V V Digital Result = Zloor 2 ] × Digital Result = round 2 ] × V ^_` V ^_` Max quantization error = Δ = V REF /2 3 Max quantization error = ± ½ Δ = ± V REF /2 4 round x = Zloor(x + 0.5) 17

  18. Quantization Error Ø For N-bit ADC, it is limited to ± ½ Δ Ø Δ = is the step size of the converter. Δ Ø Example: for 12-bit ADC and input voltage range [0, 3V] 𝑁𝑏𝑦 𝑅𝑣𝑏𝑜𝑢𝑗𝑨𝑏𝑢𝑗𝑝𝑜 𝐹𝑠𝑠𝑝𝑠 = 1 3𝑊 2 ∆= 2×2 op = 0.367𝑛𝑊 Ø How to reduce error? 18

  19. Aliasing Ø Example 1: § Consider a sinusoidal sound signal at 1 kHz : 𝑦 𝑢 = cos(2000𝜌𝑢) § Sampling interval T = 1/8000 § Samples 𝑡 𝑜 = 𝑔 𝑦 𝑜𝑈 = cos(𝜌𝑜/4) Ø Example 2: § Consider a sinusoidal sound signal at 9 kHz : 𝑦′ 𝑢 = cos(18000𝜌𝑢) § Sampling interval T = 1/8000 § Samples 𝑡 y z = 𝑔 𝑦 𝑜𝑈 {|z |z |z = cos = cos } + 2𝜌𝑜 = cos = 𝑡(𝑜) } } Ø There are many distinct functions x that when sampled will yield the same signal s. 19

  20. Minimum Sampling Rate Ø In order to be able to reconstruct the analog input signal, the sampling rate should be at least twice the maximum frequency component contained in the input signal Ø Example of two sine waves have the same sampling values. This is called aliasing. Nyquist–Shannon Sampling Theorem Ø Antialiasing § Pre-filtering: use analog hardware to filtering out high-frequency components and only sampling the low-frequency components. The high-frequency components are ignored. § Post-filtering: Oversample continuous signal, then use software to filter out high-frequency components 20

  21. ADC Conversion Ø Input Range § Unipolar (0, V ADCMAX ) § Bipolar (-V ADCMAX , +V ADCMAX ) § Clipping: o If |V IN | > | V ADCMAX |, then |V OUT | = | V ADCMAX | 21

  22. Automatic Gain Control (AGC) Ø Closed loop Feedback regulating circuit in an amplifier Ø Maintains a suitable signal amplitude at its output, despite variation of the signal amplitude at the input Ø The average or peak output signal level is used to dynamically adjust the gain of the amplifiers Ø Example Use: Radio Receivers, Audio Recorders, Microphone 22

  23. Range and Dynamic Range Ø Range Ø Dynamic Range 23

  24. Power and RMS of Signal ˆOo Ø Average Power of a signal ƒ = 1 |𝑦 z | p 𝑄 𝑂 … z†‡ 𝐷 = |𝑦 ‹Œ•Ž | Ø Crest Factor 𝑦 ~•€ Ø Square root of the arithmetic mean of the squares of the values 1 𝑜 (𝑦 op + 𝑦 pp + ⋯ + 𝑦 zp ) 𝑦 ~•€ = Ø Crest Factor § Sine Wave ~ 3.01dB, OFDM ~12dB 24

  25. PAPR Ø Crest Factor in dB |𝑦 ‹Œ•Ž | 𝐷 •• = 20𝑚𝑝𝑕 o‡ 𝑦 ~•€ Ø Peak to Average Power Ratio (PAPR) 𝑄𝐵𝑄𝑆 = |𝑦 ‹Œ•Ž | p 𝑦 ~•€p |𝑦 ‹Œ•Ž | p 𝑄𝐵𝑄𝑆 •• = 10𝑚𝑝𝑕 o‡ = 𝐷 •• 𝑦 ~•€p 25

  26. Noise Ø Measured signal – Actual signal Ø Sensor Distortion Function: Sensor imperfections and errors due to quantization can be modeled as noise 26

  27. Noise measured Ø The root mean square (RMS) of the noise is equal to the square root of the average value of n(t) 2 Ø Noise Power Ø Signal to Noise Ratio (SNR) 27

  28. Noise modeled as statistical property Ø x(t) is a random variable with uniform distribution ranging from 0 to 1 Ø n(t) = f(x(t)) – x(t) § ranges from − 1/8 to 0 28

  29. Precision and Accuracy Ø Precision: how close the two measured values can be Ø Accuracy: how close is the measured value to the true value 29

  30. Noise & Signal Conditioning |X d ( w ) | 2 |X n ( w ) | 2 w Filter: F ( w ) w Filtered signal: |X d ( w ) F ( w ) | 2 |X n ( w ) F ( w ) | 2 w 30

  31. Example Gain Control Ø AD8338 31

  32. Digital-to-analog converter (DAC) Converts digital data into a voltage signal by a N-bit DAC Ø š›œ × 𝐸𝑗𝑕𝑗𝑢𝑏𝑚 𝑊𝑏𝑚𝑣𝑓 𝐸𝐵𝐷 –—˜™—˜ = 𝑊 2 ˆ For 12-bit DAC Ø š›œ × 𝐸𝑗𝑕𝑗𝑢𝑏𝑚 𝑊𝑏𝑚𝑣𝑓 𝐸𝐵𝐷 –—˜™—˜ = 𝑊 4096 Many applications: Ø § digital audio § waveform generation Performance parameters Ø § speed § resolution § power dissipation § glitches 32 32

  33. DAC Implementations § Pulse-width modulator (PWM) § Binary-weighted resistor (We will use this one as an example) § R-2R ladder (A special case of binary-weighted resistor) 33

  34. Binary-weighted Resistor DAC - V ref D 3 D 2 D 1 D 0 R ref R/8 R/4 R/2 R V out š›œ × 𝑆 š›œ ×(𝐸 ] ×2 ] + 𝐸 p ×2 p + 𝐸 o ×2 + 𝐸 ‡ ) 𝑊 –—˜ = 𝑊 𝑆 34

Recommend


More recommend