AMD CONFIDENTIAL - INTERNAL ONLY
▪ ▪ ▪ ▪ ▪ ▪
3.80 3.60 3.40 3.20 ▪ 3.00 ▪ 2.80 2.60 ▪ 2.40 ▪ 2.20 2.00 ▪ ▪
▪ ▪ ▪ ▪
* Based on AMD testing as of 9/25/2017. System configuration(s): HP ENVY X360, AMD Ryzen™ 7 2700U, 2x4GB DDR4-2400, Samsung 850 Pro SSD, Windows 10 x64 1703, Graphics Driver: 17.30.1025, BIOS F11.
“ZEN” CORE COMPLEX CPU0 CPU1 L3 Represents LDO Regulated / Power ▪ Gating Region CPU3 CPU2 ▪ CPU Region System ▪ VDD Package Rail Voltage Regulator “VEGA” GRAPHICS COMPLEX ▪ ▪ GFX Compute Region ▪ GFX Region VDD Region * Based on AMD internal data of an optimized AMD Ryzen™ Mobile APU reference platform as of 9/25/2017. PC manufacturers may vary configuration yielding different results.
▪ ▪ ▪ * Competitor ICCMAX data obtained from Table 7-2 and Table 7-3 of 7 th Gen Core Family Mobile U/Y Processor Lines Data Sheet (Vol 1) as of 10/12/2017. Source: https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/7th-gen-core-family-mobile-u-y-processor-lines-datasheet-vol-1.pdf
▪ ▪ ▪ ▪ ▪
3.5 1200 ▪ 3 1000 ↔ ▪ 2.5 Frequency 800 ↔ ▪ 2 ▪ 600 1.5 400 1 200 0.5 0 0 Time Core0 Eff. Freq. Core1 Eff. Freq. Core2 Eff. Freq. Core3 Eff. Freq. GPU Eff. Freq. * Based on AMD testing as of 10/11/2017. Clockspeed plot is a snapshot of 8 seconds of 3DMark Fire Strike. “Effective frequency” is the product of the reported clockspeed and %time in active workload C0 C-state.
Active States, Active States, Deep Clock Gated Sleep States, Clock States Gated States Region Power Gating by LDO PG Headers Graphics Faster Entry/ Exit Latencies Meet CC6 Meet GFX Idle Latencies 100us or less Power CC6 Deeper Low Power States Entry Timer Entry Timer Gating ▪ Multiple LDO Regions ▪ All Cores in Gated CC6 and Meet GFXOFF GFXOFF CPUOFF Meet Entry Timer CPUOFF Entry Timer Latencies 1.5ms or less ▪ ▪ Enter if simultaneous VDDOFF Input VDD VDDOFF CPUOFF & Rail Off GFX OFF ▪ * Based on AMD internal data of an optimized AMD Ryzen™ Mobile APU reference platform as of 9/25/2017. PC manufacturers may vary configuration yielding different results.
Memory Controller Interface ▪ Display CPU Type A PG Type B PG Controller Interface Region Region Interface ▪ AON AON ▪ Type A PG Type B PG Type A PG Region Region Region ▪ AON AON AON ▪ Multimedia GPU IO Hub Hub Interface Interface Interface Power Gated Region Always On Region AON
▪ ▪ ▪ ▪ ▪ ▪ * Based on AMD internal data of an optimized AMD Ryzen™ Mobile APU reference platform as of 9/25/2017. PC manufacturers may vary configuration yielding different results.
“ZEN” CORE COMPLEX “VEGA” GRAPHICS “Zen” “Zen” Core Core Graphics Compute Pixel L3 ▪ Pipeline Engine Engines Cache “Zen” “Zen” Core Core L2 Cache ▪ Multimedia I/O and Infinity Fabric ▪ Engines System Hub ▪ DDR4 Display ▪ Memory Engine Controllers * mXFR enablement must meet AMD requirements. Not enabled on all notebook designs. Check with manufacturer to confirm “amplified mXFR performance” support.
* Based on AMD testing as of 10/11/2017. Battery life targets for the AMD Ryzen™ Processor with Radeon™ Graphics assume a 50W h battery, a fully power-optimized software/hardware solution stack, and the following system configuration: AMD Reference Platform, AMD Ryzen™ 7 2700U, 2x4GB D DR4-2400, graphics driver 17.30.1025, Windows 10 x64 (1703). VP9 battery life improvement of 4.5 hours to 9.2 hours represents 2.04. Actual battery life may vary with system configuration.
• • • • • • •
• • • • • • •
• • • • •
Recommend
More recommend
